Electronic Components Datasheet Search |
|
IDT74SSTUB32866B Datasheet(PDF) 9 Page - Integrated Device Technology |
|
IDT74SSTUB32866B Datasheet(HTML) 9 Page - Integrated Device Technology |
9 / 20 page 9 COMMERCIALTEMPERATURERANGE IDT74SSTUB32866B 1.8VCONFIGURABLEREGISTEREDBUFFERWITHPARITY RESET CLK CLK D2 - D3, D5 - D6, D8 - D14 VREF CE Parity Check C1 G2 H1 J1 11 A3, T3 G5 0 1 D CLK R D CLK R 1 0 D CLK R D CLK R A2 D2 PPO QERR PAR_IN G1 CLK R 2-Bit Counter D CLK R 0 1 C0 G6 CE LPS1 (Internal Node) 11 D2 - D3, D5 - D6, D8 - D14 LPS0 (Internal Node) D2 - D3, D5 - D6, D8 - D14 11 CE 11 Q2B - Q3B, Q5B - Q6B, Q8B - Q14B 11 Q2A - Q3A, Q5A - Q6A, Q8A - Q14A LOGIC DIAGRAM (1:2) Parity Logic Diagram for 1:2 Register - A Configuration (Positive Logic); C0 = 0, C1 = 1 |
Similar Part No. - IDT74SSTUB32866B |
|
Similar Description - IDT74SSTUB32866B |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |