Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C63723C-SXC Datasheet(PDF) 15 Page - Cypress Semiconductor

Part # CY7C63723C-SXC
Description  enCoRe??USB Combination Low-Speed USB and PS/2 Peripheral Controller
Download  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C63723C-SXC Datasheet(HTML) 15 Page - Cypress Semiconductor

Back Button CY7C63723C-SXC Datasheet HTML 11Page - Cypress Semiconductor CY7C63723C-SXC Datasheet HTML 12Page - Cypress Semiconductor CY7C63723C-SXC Datasheet HTML 13Page - Cypress Semiconductor CY7C63723C-SXC Datasheet HTML 14Page - Cypress Semiconductor CY7C63723C-SXC Datasheet HTML 15Page - Cypress Semiconductor CY7C63723C-SXC Datasheet HTML 16Page - Cypress Semiconductor CY7C63723C-SXC Datasheet HTML 17Page - Cypress Semiconductor CY7C63723C-SXC Datasheet HTML 18Page - Cypress Semiconductor CY7C63723C-SXC Datasheet HTML 19Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 49 page
background image
CY7C63722C
CY7C63723C
CY7C63743C
FOR
FOR
Document #: 38-08022 Rev. *C
Page 15 of 49
Bit [7:0]: P0[7:0]
1 = Port Pin is logic HIGH
0 = Port Pin is logic LOW
Bit [7:0]: P1[7:0]
1 = Port Pin is logic HIGH
0 = Port Pin is logic LOW
Bit [7:0]: P0[7:0] Mode 0
1 = Port 0 Mode 0 is logic HIGH
0 = Port 0 Mode 0 is logic LOW
Bit [7:0]: P0[7:0] Mode 1
1 = Port Pin Mode 1 is logic HIGH
0 = Port Pin Mode 1 is logic LOW
Bit [7:0]: P1[7:0] Mode 0
1 = Port Pin Mode 0 is logic HIGH
0 = Port Pin Mode 0 is logic LOW
Bit [7:0]: P1[7:0] Mode 1
1 = Port Pin Mode 1 is logic HIGH
0 = Port Pin Mode 1 is logic LOW
Each pin can be independently configured as high-impedance
inputs, inputs with internal pull-ups, open drain outputs, or
traditional CMOS outputs with selectable drive strengths.
The driving state of each GPIO pin is determined by the value
written to the pin’s Data Register and by its associated Mode0
and Mode1 bits. Table 12-1 lists the configuration states
based on these bits. The GPIO ports default on reset to all
Data and Mode Registers cleared, so the pins are all in a
high-impedance state. The available GPIO output drive
strength are:
• Hi-Z Mode (Mode1 = 0 and Mode0 = 0)
Q1, Q2, and Q3 (Figure 12-1) are OFF. The GPIO pin is not
driven internally. Performing a read from the Port Data Reg-
ister return the actual logic value on the port pins.
• Low Sink Mode (Mode1 = 1, Mode0 = 0, and the pin’s Data
Register = 0)
Q1 and Q3 are OFF. Q2 is ON. The GPIO pin is capable of
sinking 2 mA of current.
• Medium Sink Mode (Mode1 = 0, Mode0 = 1, and the pin’s
Data Register = 0)
Q1 and Q3 are OFF. Q2 is ON. The GPIO pin is capable of
sinking 8 mA of current.
• High Sink Mode (Mode1 = 1, Mode0 = 1, and the pin’s Data
Register = 0)
Q1 and Q3 are OFF. Q2 is ON. The GPIO pin is capable of
sinking 50 mA of current.
• High Drive Mode (Mode1 = 0 or 1, Mode0 = 1, and the pin’s
Data Register = 1)
Q1 and Q2 are OFF. Q3 is ON. The GPIO pin is capable of
sourcing 2 mA of current.
• Resistive Mode (Mode1 = 1, Mode0 = 0, and the pin’s Data
Register = 1)
Q2 and Q3 are OFF. Q1 is ON. The GPIO pin is pulled up
with an internal 14-k
Ω resistor.
Note that open drain mode can be achieved by fixing the Data
and Mode1 Registers LOW, and switching the Mode0 register.
Input thresholds are CMOS, or TTL as shown in the table (See
Section 25.0 for the input threshold voltage in TTL or CMOS
modes). Both input modes include hysteresis to minimize
noise sensitivity. In suspend mode, if a pin is used for a
wake-up interrupt using an external R-C circuit, CMOS mode
is preferred for lowest power.
Bit #
76
5432
10
Bit Name
P0
Read/Write R/W R/W R/W R/W R/W R/W R/W R/W
Reset
00
0000
00
Figure 12-2. Port 0 Data (Address 0x00)
Bit #
76543
210
Bit Name
P1
Notes
Pins 7:2 only in CY7C63743C
Pins 1:0 in
all parts
Read/Write R/W R/W R/W R/W R/W R/W R/W R/W
Reset
00000
000
Figure 12-3. Port 1 Data (Address 0x01)
Bit #
76
54
32
10
Bit Name
P0[7:0] Mode0
Read/Write
WWW
WW
WW
W
Reset
00
00
00
00
Figure 12-4. GPIO Port 0 Mode0 Register (Address 0x0A)
Bit #
76
54
321
0
Bit Name
P0[7:0] Mode1
Read/Write
WW
WWW
WW
W
Reset
00
00
000
0
Figure 12-5. GPIO Port 0 Mode1 Register (Address 0x0B)
Bit #
765
432
10
Bit Name
P1[7:0] Mode0
Read/Write
WWW
WWW
WW
Reset
000
000
00
Figure 12-6. GPIO Port 1 Mode0 Register (Address 0x0C)
Bit #
7
6
543
210
Bit Name
P1[7:0] Mode1
Read/Write
WW
WWW
WWW
Reset
00
000
000
Figure 12-7. GPIO Port 1 Mode1 Register (Address 0x0D)
[+] Feedback
[+] Feedback


Similar Part No. - CY7C63723C-SXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C63723C-SXC CYPRESS-CY7C63723C-SXC Datasheet
1Mb / 53P
   enCoRe USB Combination Low-Speed USB and PS/2 Peripheral Controller
More results

Similar Description - CY7C63723C-SXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C63722C CYPRESS-CY7C63722C_11 Datasheet
1Mb / 53P
   enCoRe USB Combination Low-Speed USB and PS/2 Peripheral Controller
CY7C63722C CYPRESS-CY7C63722C_11 Datasheet
1Mb / 53P
   enCoRe USB Combination Low-Speed USB and PS/2 Peripheral Controller
CY7C63723-SXC CYPRESS-CY7C63723-SXC Datasheet
1Mb / 49P
   enCoRe??USB Combination Low-Speed USB and PS/2 Peripheral Controller
CY7C63743-SXC CYPRESS-CY7C63743-SXC Datasheet
1Mb / 49P
   enCoRe??USB Combination Low-Speed USB and PS/2 Peripheral Controller
CY7C63722 CYPRESS-CY7C63722 Datasheet
1Mb / 58P
   enCoRe USB Combination Low-Speed USB & PS/2 Peripheral Controller
CY7C63221A CYPRESS-CY7C63221A Datasheet
960Kb / 49P
   enCoRe USB Low-speed USB Peripheral Controller
CY7C63310 CYPRESS-CY7C63310 Datasheet
1Mb / 83P
   enCoRe??II Low-Speed USB Peripheral Controller
CY7C63310 CYPRESS-CY7C63310_12 Datasheet
1,018Kb / 91P
   enCoRe??II Low Speed USB Peripheral Controller
CY7C63923-PVXC CYPRESS-CY7C63923-PVXC Datasheet
1Mb / 68P
   enCoRe??II Low-Speed USB Peripheral Controller
CY7C63310 CYPRESS-CY7C63310_11 Datasheet
1Mb / 86P
   enCoRe??II Low Speed USB Peripheral Controller
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com