CY7B991V
3.3V RoboClock®
Document Number: 38-07141 Rev. *C
Page 5 of 14
Operational Mode Descriptions
Figure 2 shows the LVPSCB configured as a zero skew clock buffer. In this mode, the CY7B991V is the basis for a low skew clock
distribution tree. When all of the function select inputs (xF0, xF1) are left open, the outputs are aligned and drive a terminated
transmission line to an independent load. The FB input is tied to any output in this configuration and the operating frequency range
is selected with the FS pin. The low skew specification, coupled with the ability to drive terminated transmission lines (with impedances
as low as 50 ohms), enables efficient printed circuit board design.
Figure 3 shows a configuration to equalize skew between metal traces of different lengths. In addition to low skew between outputs,
the LVPSCB is programmed to stagger the timing of its outputs. The four groups of output pairs are each programmed to different
output timing. Skew timing is adjusted over a wide range in small increments with the appropriate strapping of the function select pins.
In this configuration, the 4Q0 output is sent back to FB and configured for zero skew. The other three pairs of outputs are programmed
to yield different skews relative to the feedback. By advancing the clock signal on the longer traces or retarding the clock signal on
shorter traces, all loads receive the clock pulse at the same time.
Figure 2. Zero Skew and Zero Delay Clock Driver
Figure 3. Programmable Skew Clock Driver
SYSTEM
CLOCK
L1
L2
L3
L4
LENGTH L1 = L2 = L3 = L4
FB
REF
FS
4F0
4F1
3F0
3F1
2F0
2F1
1F0
1F1
4Q0
4Q1
3Q0
3Q1
2Q0
2Q1
1Q0
1Q1
TEST
Z0
LOAD
LOAD
LOAD
LOAD
REF
Z0
Z0
Z0
LENGTH L1 = L2
L3 < L2 by 6 inches
L4 > L2 by 6 inches
SYS-
TEM
CLOCK
L1
L2
L3
L4
FB
REF
FS
4F0
4F1
3F0
3F1
2F0
2F1
1F0
1F1
4Q0
4Q1
3Q0
3Q1
2Q0
2Q1
1Q0
1Q1
TEST
Z0
LOAD
LOAD
LOAD
LOAD
REF
Z0
Z0
Z0
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
