 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
CS8416-DSZR Datasheet(PDF) 27 Page - Cirrus Logic |
|
||||||||||||||||||||||||||||||
CS8416-DSZR Datasheet(HTML) 27 Page - Cirrus Logic |
|
|
27 / 60 page  DS578F3 27 CS8416 8. S/PDIF RECEIVER The CS8416 includes an AES3/SPDIF digital audio receiver. The receiver accepts and decodes bi-phase encoded audio and digital data according to the AES3, IEC60958 (S/PDIF), and EIAJ CP-1201 interface standards. The re- ceiver consists of an analog differential input stage, driven through analog input pins RXP0 to RXP7 and a common RXN, a PLL based clock recovery circuit, and a decoder which separates the audio data from the channel status and user data. External components are used to terminate the incoming data cables and isolate the CS8416. These components are detailed in “External AES3/SPDIF/IEC60958 Receiver Components” on page 49. Figure 9 shows the input structure of the receiver. 8.1 8:2 S/PDIF Input Multiplexer 8.1.1 General The CS8416 employs a 8:2 S/PDIF input multiplexer to accommodate up to eight channels of input digital audio data. Digital audio data may be single-ended or differential. Differential inputs utilize RXP[7:0] and a shared RXN. Single ended signals are accommodated by using the RXP[7:0] inputs and AC coupling RXN to ground. All active inputs to the CS8416 8:2 input multiplexer should be coupled through a capacitor as these inputs are biased at VL/2 when selected. These inputs are floating when not selected. Unused multiplexer inputs should be left floating or tied to AGND. The recommended capacitor value is 0.01 μF to 0.1 μF. The rec- ommended dielectrics for the AC coupling capacitors are C0G or X7R. The input voltage range for the input multiplexer is set by the I/O power supply pin, VL. The input voltage of the RXP[7:0] and RXN pins is also set by the level of VL. Input signals with voltage levels above VL or below DGND may degrade performance or damage the part. 8.1.2 Software Mode The multiplexer select line control is accessed through bits RXSEL[2:0] in control port register 04h. The multiplexer defaults to RXP0. + - VL 22 k Ω (2 200 0/N ) Ω 22 k Ω VL = 5 .0 V: 2 .3 k Ω VL = 3 .3 V: 3 .0 k Ω AG N D RX N RX P [7 :0 ] V L = 5.0 V : (1 50 0 + 8 00/N ) Ω V L = 3.3 V : (1 50 0 + 1 500 /N ) Ω (2 200 0/N ) Ω Figure 9. Receiver Input Structure If RXP[7:0] is selected by either the receiver MUX or the TX passthrough MUX, N=1. If RXP[7:0] is selected by both the receiver MUX and the TX passthrough MUX, N=2. If RXP[7:0] is not selected at all, N=0 (i.e. high impedance). |
Similar Part No. - CS8416-DSZR |
|
Similar Description - CS8416-DSZR |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
