Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

XA-C3 Datasheet(PDF) 20 Page - NXP Semiconductors

Part # XA-C3
Description  XA 16-bit microcontroller family 32K/1024 OTP CAN transport layer controller 1 UART, 1 SPI Port, CAN 2.0B, 32 CAN ID Filters, transport layer co-proce
Download  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

XA-C3 Datasheet(HTML) 20 Page - NXP Semiconductors

Back Button XA-C3 Datasheet HTML 16Page - NXP Semiconductors XA-C3 Datasheet HTML 17Page - NXP Semiconductors XA-C3 Datasheet HTML 18Page - NXP Semiconductors XA-C3 Datasheet HTML 19Page - NXP Semiconductors XA-C3 Datasheet HTML 20Page - NXP Semiconductors XA-C3 Datasheet HTML 21Page - NXP Semiconductors XA-C3 Datasheet HTML 22Page - NXP Semiconductors XA-C3 Datasheet HTML 23Page - NXP Semiconductors XA-C3 Datasheet HTML 24Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 68 page
background image
Philips Semiconductors
Preliminary specification
XA-C3
XA 16-bit microcontroller family
32K/1024 OTP CAN transport layer controller
1 UART, 1 SPI Port, CAN 2.0B, 32 CAN ID filters, transport layer co-processor
2000 Jan 25
13
New Enhanced Mode 0
For timers T0 or T1 the 13–bit count mode on the 80C51 (current
Mode 0) has been replaced in the XA with a 16–bit auto–reload
mode. Four additional 8–bit data registers (two per timer: RTHn and
RTLn) are created to hold the auto–reload values. In this mode, the
TH overflow will set the TF flag in the TCON register (see Figure 7)
and cause both the TL and TH counters to be loaded from the RTL
and RTH registers respectively.
These new SFRs will also be used to hold the TL reload data in the
8–bit auto–reload mode (Mode 2) instead of TH.
The overflow rate for Timer 0 or Timer 1 in Mode 0 may be
calculated as follows:
Timer_Rate = fosc / (N * (65536 – Timer_Reload_Value))
where N = the TCLK prescaler value: 4 (default), 16, or 64.
Mode 1
Mode 1 is the 16–bit non–auto reload mode.
Mode 2
Mode 2 configures the Timer register as an 8–bit Counter (TLn) with
automatic reload. Overflow from TLn not only sets TFn, but also
reloads TLn with the contents of RTLn, which is preset by software.
The reload leaves THn unchanged.
Mode 2 operation is the same for Timer/Counter 0.
The overflow rate for Timer 0 or Timer 1 in Mode 2 may be
calculated as follows:
Timer_Rate = fosc / (N * (256 – Timer_Reload_Value))
where N = the TCLK prescaler value: 4, 16, or 64.
Mode 3
Timer 1 in Mode 3 simply holds its count. The effect is the same as
setting TR1 = 0.
Timer 0 in Mode 3 establishes TL0 and TH0 as two separate
counters. TL0 uses the Timer 0 control bits: C0 ; T0/, GATE0, TR0,
INT0/ and TF0. TH0 is locked into a timer function and takes over
the use of TR1 and TF1 from Timer 1. Thus, TH0 now controls the
“Timer 1” interrupt.
Mode 3 is provided for applications requiring an extra 8–bit timer.
When Timer 0 is in Mode 3, Timer 1 can be turned on and off by
switching it out of and into its own Mode 3, or can still be used by
the serial port as a baud rate generator, or in fact, in any application
not requiring an interrupt.
IT0
LSB
MSB
BIT
SYMBOL
FUNCTION
TCON.7
TF1
Timer 1 overflow flag. Set by hardware on Timer/Counter overflow.
This flag will not be set if T1OE (TSTAT.2) is set.
Cleared by hardware when processor vectors to interrupt routine, or by clearing the bit in software.
TCON.6
TR1
Timer 1 Run control bit. Set/cleared by software to turn Timer/Counter 1 on/off.
TCON.5
TF0
Timer 0 overflow flag. Set by hardware on Timer/Counter overflow.
This flag will not be set if T0OE (TSTAT.0) is set.
Cleared by hardware when processor vectors to interrupt routine, or by clearing the bit in software.
TCON.4
TR0
Timer 0 Run control bit. Set/cleared by software to turn Timer/Counter 0 on/off.
TCON.3
IE1
Interrupt 1 Edge flag. Set by hardware when external interrupt edge detected.
Cleared when interrupt processed.
TCON.2
IT1
Interrupt 1 type control bit. Set/cleared by software to specify falling edge/low level triggered
external interrupts.
TCON.1
IE0
Interrupt 0 Edge flag. Set by hardware when external interrupt edge detected.
Cleared when interrupt processed.
TCON.0
IT0
Interrupt 0 Type control bit. Set/cleared by software to specify falling edge/low level
triggered external interrupts.
SU00604C
IE0
IT1
IE1
TR0
TF0
TR1
TF1
TCON
Address:410
Bit Addressable
Reset Value: 00H
Figure 7. Timer/Counter Control (TCON) Register


Similar Part No. - XA-C3

ManufacturerPart #DatasheetDescription
logo
Leach International Cor...
XA-A1F LEACH-XA-A1F Datasheet
536Kb / 5P
   RELAY – NONLATCH 2PDT, 5 AMP, AC COIL
logo
NXP Semiconductors
XA-G3 PHILIPS-XA-G3 Datasheet
208Kb / 36P
   XA 16-bit microcontroller family 32K/512 OTP/ROM/ROMless, watchdog, 2 UARTs
1999 Apr 07
XA-G30 PHILIPS-XA-G30 Datasheet
222Kb / 36P
   XA 16-bit microcontroller family 512 B RAM, watchdog, 2 UARTs
2002 Mar 25
XA-G37 PHILIPS-XA-G37 Datasheet
226Kb / 37P
   XA 16-bit microcontroller family 32K OTP, 512 B RAM, watchdog, 2 UARTs
2002 Mar 25
XA-G39 PHILIPS-XA-G39 Datasheet
217Kb / 42P
   XA 16-bit microcontroller family XA 16-bit microcontroller 32K FLASH/1K RAM, watchdog, 2 UARTs
2002 Mar 13
More results

Similar Description - XA-C3

ManufacturerPart #DatasheetDescription
logo
NXP Semiconductors
XA-G39 PHILIPS-XA-G39 Datasheet
217Kb / 42P
   XA 16-bit microcontroller family XA 16-bit microcontroller 32K FLASH/1K RAM, watchdog, 2 UARTs
2002 Mar 13
XA-G3 PHILIPS-XA-G3 Datasheet
208Kb / 36P
   XA 16-bit microcontroller family 32K/512 OTP/ROM/ROMless, watchdog, 2 UARTs
1999 Apr 07
XA-G37 PHILIPS-XA-G37 Datasheet
226Kb / 37P
   XA 16-bit microcontroller family 32K OTP, 512 B RAM, watchdog, 2 UARTs
2002 Mar 25
PXAG49KBBD NXP-PXAG49KBBD Datasheet
216Kb / 42P
   XA 16-bit microcontroller family
2001 Jun 27
logo
STMicroelectronics
AN4683 STMICROELECTRONICS-AN4683 Datasheet
581Kb / 31P
   Transport layer security protocol for SPWFxxx module
logo
Renesas Technology Corp
PD70F3224 RENESAS-PD70F3224_15 Datasheet
500Kb / 43P
   32-/16-bit Single-Chip Microcontroller with CAN Interface
logo
Maxim Integrated Produc...
DS2431 MAXIM-DS2431_11 Datasheet
392Kb / 26P
   1024-Bit, 1-Wire EEPROM Individual Memory Pages Can Be Permanently
Rev 10; 3/11
logo
National Semiconductor ...
CR16HCS5 NSC-CR16HCS5 Datasheet
722Kb / 156P
   Family of 16-bit CAN-enabled CompactRISC Microcontrollers
logo
NXP Semiconductors
P8XC591 PHILIPS-P8XC591 Datasheet
601Kb / 160P
   Single-chip 8-bit microcontroller with CAN controller
2000 Jul 26
P8XC591 NXP-P8XC591 Datasheet
610Kb / 160P
   Single-chip 8-bit microcontroller with CAN controller
2000 Jul 26
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com