Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

PE9702 Datasheet(PDF) 6 Page - Peregrine Semiconductor Corp.

Part No. PE9702
Description  3000 MHz UltraCMOS™ Integer-N PLL Rad Hard for Space Applications
Download  13 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  PEREGRINE [Peregrine Semiconductor Corp.]
Homepage  http://www.peregrine-semi.com
Logo PEREGRINE - Peregrine Semiconductor Corp.

PE9702 Datasheet(HTML) 6 Page - Peregrine Semiconductor Corp.

Back Button PE9702_06 Datasheet HTML 2Page - Peregrine Semiconductor Corp. PE9702_06 Datasheet HTML 3Page - Peregrine Semiconductor Corp. PE9702_06 Datasheet HTML 4Page - Peregrine Semiconductor Corp. PE9702_06 Datasheet HTML 5Page - Peregrine Semiconductor Corp. PE9702_06 Datasheet HTML 6Page - Peregrine Semiconductor Corp. PE9702_06 Datasheet HTML 7Page - Peregrine Semiconductor Corp. PE9702_06 Datasheet HTML 8Page - Peregrine Semiconductor Corp. PE9702_06 Datasheet HTML 9Page - Peregrine Semiconductor Corp. PE9702_06 Datasheet HTML 10Page - Peregrine Semiconductor Corp. Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 13 page
background image
Product Specification
PE9702
Page 6 of 13
©2003-2006 Peregrine Semiconductor Corp. All rights reserved.
Document No. 70-0036-02
│ UltraCMOS™ RFIC Solutions
Table 6. AC Characteristics: VDD = 3.0 V, -40° C < TA < 85° C, unless otherwise specified
Note 1:
Fclk is verified during the functional pattern test. Serial programming sections of the functional pattern are clocked at 10 MHz to verify Fclk
specification.
Note 2:
CMOS logic levels can be used to drive reference input if DC coupled. Voltage input needs to be a minimum of 0.5Vp-p.
Note 3:
Parameter is guaranteed through characterization only and is not tested.
Symbol
Parameter
Conditions
Min
Max
Units
Control Interface and Latches (see Figures 4, 5, 6)
fClk
Serial data clock frequency
(Note 1)
10
MHz
tClkH
Serial clock HIGH time
30
ns
tClkL
Serial clock LOW time
30
ns
tDSU
Sdata set-up time after Sclk rising edge, D[7:0] set-up time
to M1_WR, M2_WR, A_WR, E_WR rising edge
10
ns
tDHLD
Sdata hold time after Sclk rising edge, D[7:0] hold time to
M1_WR, M2_WR, A_WR, E_WR rising edge
10
ns
tPW
S_WR, M1_WR, M2_WR, A_WR, E_WR pulse width
30
ns
tCWR
Sclk rising edge to S_WR rising edge. S_WR, M1_WR,
M2_WR, A_WR falling edge to Hop_WR rising edge
30
ns
tCE
Sclk falling edge to E_WR transition
30
ns
tWRC
S_WR falling edge to Sclk rising edge. Hop_WR falling
edge to S_WR, M1_WR, M2_WR, A_WR rising edge
30
ns
tEC
E_WR transition to Sclk rising edge
30
ns
tMDO
MSEL data out delay after Fin rising edge
CL = 12 pf
8
ns
Main Divider (Including Prescaler)
Fin
Operating frequency
500
3000
MHz
PFin
Input level range
External AC coupling
-5
5
dBm
Main Divider (Prescaler Bypassed)
Fin
Operating frequency
50
300
MHz
PFin
Input level range
External AC coupling
-5
5
dBm
Reference Divider
fr
Operating frequency
(Note 3)
100
MHz
Pfr
Reference input power (Note 2)
Single-ended input
-2
dBm
Phase Detector
fc
Comparison frequency
(Note 3)
20
MHz


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn