Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

PE9702 Datasheet(PDF) 4 Page - Peregrine Semiconductor Corp.

Part No. PE9702
Description  3000 MHz UltraCMOS™ Integer-N PLL Rad Hard for Space Applications
Download  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PEREGRINE [Peregrine Semiconductor Corp.]
Direct Link  http://www.peregrine-semi.com
Logo PEREGRINE - Peregrine Semiconductor Corp.

PE9702 Datasheet(HTML) 4 Page - Peregrine Semiconductor Corp.

  PE9702_06 Datasheet HTML 1Page - Peregrine Semiconductor Corp. PE9702_06 Datasheet HTML 2Page - Peregrine Semiconductor Corp. PE9702_06 Datasheet HTML 3Page - Peregrine Semiconductor Corp. PE9702_06 Datasheet HTML 4Page - Peregrine Semiconductor Corp. PE9702_06 Datasheet HTML 5Page - Peregrine Semiconductor Corp. PE9702_06 Datasheet HTML 6Page - Peregrine Semiconductor Corp. PE9702_06 Datasheet HTML 7Page - Peregrine Semiconductor Corp. PE9702_06 Datasheet HTML 8Page - Peregrine Semiconductor Corp. PE9702_06 Datasheet HTML 9Page - Peregrine Semiconductor Corp. Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 13 page
background image
Product Specification
PE9702
Page 4 of 13
©2003-2006 Peregrine Semiconductor Corp. All rights reserved.
Document No. 70-0036-02
│ UltraCMOS™ RFIC Solutions
Table 1. Pin Descriptions (continued)
Note 1:
VDD pins 1, 11, 12, 23, 31, 33, 35, and 38 are connected by diodes and must be supplied with the same positive voltage level.
VDD pins 31 and 38 are used to enable test modes and should be left floating.
Note 2:
All digital input pins have 70 k
Ω pull-down resistors to ground.
Pin No.
Pin Name
Interface Mode
Type
Description
31
VDD-fp
ALL
(Note 1)
VDD for fp. Can be left floating or connected to GND to disable the fp output.
32
Dout
Serial, Parallel
Output
Data Out. The MSEL signal and the raw prescaler output are available on Dout
through enhancement register programming.
33
VDD
ALL
(Note 1)
Same as pin 1.
34
Cext
ALL
Output
Logical “NAND” of PD_
U and PD_D terminated through an on chip, 2 kΩ series
resistor. Connecting Cext to an external capacitor will low pass filter the input to the
inverting amplifier used for driving LD.
35
VDD
ALL
(Note 1)
Same as pin 1.
36
PD_
D
ALL
Output
PD_
D is pulse down when f
p leads fc.
37
PD_
U
ALL
PD_
U is pulse down when f
c leads fp.
38
VDD-fc
ALL
(Note 1)
VDD for fc. Can be left floating or connected to GND to disable the fc output.
39
fc
ALL
Output
Monitor pin for reference divider output. Switching activity can be disabled through
enhancement register programming or by floating or grounding VDD pin 38.
40
GND
ALL
Ground.
41
GND
ALL
Ground.
42
fr
ALL
Input
Reference frequency input.
43
LD
ALL
Output,
OD
Lock detect and open drain logical inversion of CEXT. When the loop is in lock, LD
is high impedance, otherwise LD is a logic low (“0”).
44
Enh
Serial, Parallel
Input
Enhancement mode. When asserted low (“0”), enhancement register bits are
functional.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn