Electronic Components Datasheet Search
  English  ▼

Delete All


Preview PDF Download HTML

M36L0R7040T0 Datasheet(PDF) 6 Page - STMicroelectronics

Part No. M36L0R7040T0
Description  128 Mbit (Multiple Bank, Multi-Level, Burst) Flash Memory and 16 Mbit PSRAM, 1.8V Supply, Multi-Chip Package
Download  18 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  STMICROELECTRONICS [STMicroelectronics]
Homepage  http://www.st.com

M36L0R7040T0 Datasheet(HTML) 6 Page - STMicroelectronics

Zoom Inzoom in Zoom Outzoom out
 6 / 18 page
background image
M36L0R7040T0, M36L0R7040B0
See Figure 2., Logic Diagram and Table 1., Signal
Names, for a brief overview of the signals connect-
ed to this device.
Address Inputs (A0-A22). Addresses
are common inputs for the Flash memory and the
PSRAM components. The other lines (A20-A22)
are inputs for the Flash memory component only.
The Address Inputs select the cells in the memory
array to access during Bus Read operations. Dur-
ing Bus Write operations they control the com-
mands sent to the Command Interface of the Flash
memory Program/Erase Controller or they select
the cells to access in the PSRAM.
The Flash memory component is accessed
through the Chip Enable signal (EF) and through
the Write Enable (WF) signal, while the PSRAM is
accessed through two Chip Enable signals (E1P
and E2P) and the Write Enable signal (WP).
Data Input/Output (DQ0-DQ15). In
memory, the Data I/O outputs the data stored at
the selected address during a Bus Read operation
or inputs a command or the data to be pro-
grammed during a Write Bus operation.
In the PSRAM the Upper Byte Data Inputs/Out-
puts, DQ8-DQ15, carry the data to or from the up-
per part of the selected address during a Write or
Read operation, when Upper Byte Enable (UBP) is
driven Low.
The Lower Byte Data Inputs/Outputs, DQ0-DQ7,
carry the data to or from the lower part of the se-
lected address during a Write or Read operation,
when Lower Byte Enable (LBP) is driven Low
Flash Chip Enable (EF). The Chip Enable input
activates the memory control logic, input buffers,
decoders and sense amplifiers. When Chip En-
able is Low, VIL, and Reset is High, VIH, the device
is in active mode. When Chip Enable is at VIH the
Flash memory is deselected, the outputs are high
impedance and the power consumption is reduced
to the standby level.
Flash Output Enable (GF). The Output Enable
input controls data output during Flash memory
Bus Read operations.
Flash Write Enable (WF). The
controls the Bus Write operation of the Flash
memories’ Command Interface. The data and ad-
dress inputs are latched on the rising edge of Chip
Enable or Write Enable whichever occurs first.
Flash Write Protect (WPF). Write Protect is an
input that gives an additional hardware protection
for each block. When Write Protect is Low, VIL,
Lock-Down is enabled and the protection status of
the Locked-Down blocks cannot be changed.
When Write Protect is at High, VIH, Lock-Down is
disabled and the Locked-Down blocks can be
locked or unlocked. (See the Lock Status Table in
the M30L0R7000T0 datasheet).
Flash Reset (RPF). The Reset input provides a
hardware reset of the memory. When Reset is at
VIL, the memory is in Reset mode: the outputs are
high impedance and the current consumption is
reduced to the Reset Supply Current IDD2. Refer to
Table 6., Flash Memory DC Characteristics - Cur-
rents, for the value of IDD2. After Reset all blocks
are in the Locked state and the Configuration Reg-
ister is reset. When Reset is at VIH, the device is in
normal operation. Exiting Reset mode the device
enters Asynchronous Read mode, but a negative
transition of Chip Enable or Latch Enable is re-
quired to ensure valid data outputs.
The Reset pin can be interfaced with 3V logic with-
out any additional circuitry. It can be tied to VRPH
(refer to Table 7., Flash Memory DC Characteris-
tics - Voltages).
Flash Latch Enable (LF). Latch Enable latches
the address bits on its rising edge. The address
latch is transparent when Latch Enable is Low, VIL,
and it is inhibited when Latch Enable is High, VIH.
Latch Enable can be kept Low (also at board level)
when the Latch Enable function is not required or
Flash Clock (KF). The Clock input synchronizes
the Flash memory to the microcontroller during
synchronous read operations; the address is
latched on a Clock edge (rising or falling, accord-
ing to the configuration settings) when Latch En-
able is at VIL. Clock is don't care during
Asynchronous Read and in write operations.
Flash Wait (WAITF). WAITF is a Flash output sig-
nal used during Synchronous Read to indicate
whether the data on the output bus are valid. This
output is high impedance when Flash Chip Enable
is at VIH or Flash Reset is at VIL. It can be config-
ured to be active during the wait cycle or one clock
cycle in advance. The WAITF signal is not gated
by Output Enable.
PSRAM Chip Enable (E1P). When
(Low), the Chip Enable, E1P, activates the memo-
ry state machine, address buffers and decoders,
allowing Read and Write operations to be per-
formed. When de-asserted (High), all other pins
are ignored, and the device is put, automatically, in
low-power Standby mode.
It is not allowed to set EF at VIL, E1P at VIL and E2P
at VIH at the same time.
PSRAM Chip Enable (E2P). The Chip Enable,
E2P, puts the device in Deep Power-down mode
when it is driven Low. This is the lowest power

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18 

Datasheet Download

Related Electronics Part Number

Part NumberComponents DescriptionHtml ViewManufacturer
M36P0R9070E0_06512 Mbit x16 Multiple Bank Multi-Level Burst Flash memory 128 Mbit Burst PSRAM 1.8V supply Multi-Chip Package 1 2 3 4 5 MoreSTMicroelectronics
M36L0R7060T1128 Mbit Multiple Bank Multilevel Burst Flash memory and 64 Mbit Burst PSRAM 1.8 V supply multichip package 1 2 3 4 5 MoreSTMicroelectronics
M58LR128HT128 Mbit 8 Mb ×16 Multiple Bank Multilevel interface Burst 1.8 V supply Flash memories 1 2 3 4 5 MoreSTMicroelectronics
M29DW128F_06128 Mbit 16Mb x8 or 8Mb x16 Multiple Bank Page Boot Block 3V supply Flash memory 1 2 3 4 5 MoreSTMicroelectronics
S71PL129JC0_06Stacked Multi-Chip Product MCP Flash Memory and pSRAM 128 Megabit 8M x 16-bit CMOS3.0 Volt-only Simultaneous Operation Page Mode Flash Memory 1 2 3 4 5 MoreSPANSION
AM49LV6408MStacked Multi-chip Package MCP 64 Mbit 4 M x 16 bit Flash Memory and 8 Mbit 512K x 16-Bit 1 2 3 4 5 MoreSPANSION
AM41LV3204MStacked Multi-chip Package MCP 32 Mbit 4 M x 8 bit/2 M x 16-bit Flash Memory and 4 Mbit 512K x 8-Bit/256 K x 16-Bit Static RAM 1 2 3 4 5 MoreAdvanced Micro Devices
AM42BDS6408HCMOS 1.8 Volt-only Simultaneous Read/Write Burst Mode Flash Memory and 8 Mbit 512 K x 16-Bit SRAM 1 2 3 4 5 MoreSPANSION
AM49LV128BM128 Megabit 8 M x 16-Bit MirrorBit™ Uniform Sector Flash Memory and 32 Mbit 2 M x 16-Bit 1 2 3 4 5 MoreSPANSION
AM49PDL127BH128 Megabit 8 M x 16-Bit CMOS 3.0 Volt-only Simultaneous Operation Flash Memory and 32 Mbit 2 M x 16-Bit CMOS 1 2 3 4 5 MoreSPANSION

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn