Electronic Components Datasheet Search |
|
POWR6AT6 Datasheet(PDF) 4 Page - Lattice Semiconductor |
|
POWR6AT6 Datasheet(HTML) 4 Page - Lattice Semiconductor |
4 / 34 page Lattice Semiconductor ispPAC-POWR6AT6 Data Sheet 4 1 TDO Digital Output JTAG Test Data Out 3 TCK Digital Input JTAG Test Clock Input 5 TMS Digital Input JTAG Test Mode Select; Internal Pullup 4 TDI Digital Input JTAG Test Data In; Internal Pullup 10 SCL Digital Input I 2C Serial Clock Input 11 SDA Digital I/O I 2C Serial Data, Bi-directional Pin 1. Open-drain outputs require an external pull-up resistor to a supply. 2. Normally asserted low, but can be programmed to assert high (open) if desired. 3. The VMONxGS inputs are the ground sense line for each given VMON pin. The VMON input pins along with the VMONxGS ground sense pins implement a differential pair for each voltage monitor to allow remote sense at the load. VMONxGS lines must be connected and are not to exceed -0.3V to +0.3V in reference to the GND pin. 4. VCCA and VCCD pins must be connected together on the circuit board. Pin Descriptions (Cont.) Number Name Pin Type Voltage Range Description |
Similar Part No. - POWR6AT6 |
|
Similar Description - POWR6AT6 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |