Electronic Components Datasheet Search
  English  ▼

Delete All


Preview PDF Download HTML

TDA4686 Datasheet(PDF) 6 Page - NXP Semiconductors

Part No. TDA4686
Description  Video processor with automatic cut-off control
Download  28 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  PHILIPS [NXP Semiconductors]
Homepage  http://www.nxp.com

TDA4686 Datasheet(HTML) 6 Page - NXP Semiconductors

Zoom Inzoom in Zoom Outzoom out
 6 / 28 page
background image
1997 Jun 23
Philips Semiconductors
Product specification
Video processor with automatic cut-off control
The I2C-bus transmitter provides the data bytes to select
and adjust the following functions and parameters:
• Brightness adjust
• Saturation adjust
• Contrast adjust
• DC output e.g. for hue control
• RGB gain adjust
• Peak drive limiting level adjust
• Selects either 3-level or 2-level (5 V) sandcastle pulse
• Enables cut-off control; enables output clamping
• Selects either PAL/SECAM or NTSC matrix
• Enables/disables synchronization of the execution of
I2C-bus commands with the vertical blanking interval
• Enables Y/CD, RGB1 or RGB2 input.
I2C-bus transmitter and data transfer
The I2C-bus is a bidirectional, two-wire, serial data bus for
intercommunication between ICs in an equipment.
The microcontroller transmits data to the I2C-bus receiver
in the TDA4686 over the serial data line SDA (pin 27)
synchronized by the serial clock line SCL (pin 28). Both
lines are normally connected to a positive voltage supply
through pull-up resistors. Data is transferred when the
SCL line is LOW. When SCL is HIGH the serial data line
SDA must be stable. A HIGH-to-LOW transition of the SDA
line when SCL is HIGH is defined as a START bit.
A LOW-to-HIGH transition of the SDA line when SCL is
HIGH is defined as a STOP bit.
Each transmission must start with a START bit and end
with a STOP bit. The bus is busy after a START bit and is
only free again after a STOP bit has been transmitted.
Each transmission to the I2C-bus receiver consists of at
least three bytes following the START bit. Each byte is
acknowledged by an acknowledge bit immediately
following each byte. The first byte is the Module Address
(MAD) byte, also called slave address byte. This includes
the module address, 1000100 for the TDA4686.
The TDA4686 is a slave receiver (R/W = 0), therefore the
module address byte is 10001000 (88H; see also Fig.4).
The length of a data transmission is unrestricted, but the
module address and the correct subaddress must be
transmitted before the data byte(s). The order of data
transmission is shown in Figs 5 and 6.
Without auto-increment (BREN = 0 or 1) the module
address (MAD) byte is followed by a SubAddress (SAD)
byte and one data byte only (see Fig.5).

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28 

Datasheet Download

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn