Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

FS7140-01 Datasheet(PDF) 4 Page - AMI SEMICONDUCTOR

Part # FS7140-01
Description  Programmable Phase-Locked Loop Clock Generator
Download  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMI [AMI SEMICONDUCTOR]
Direct Link  http://www.amis.com
Logo AMI - AMI SEMICONDUCTOR

FS7140-01 Datasheet(HTML) 4 Page - AMI SEMICONDUCTOR

  FS7140-01 Datasheet HTML 1Page - AMI SEMICONDUCTOR FS7140-01 Datasheet HTML 2Page - AMI SEMICONDUCTOR FS7140-01 Datasheet HTML 3Page - AMI SEMICONDUCTOR FS7140-01 Datasheet HTML 4Page - AMI SEMICONDUCTOR FS7140-01 Datasheet HTML 5Page - AMI SEMICONDUCTOR FS7140-01 Datasheet HTML 6Page - AMI SEMICONDUCTOR FS7140-01 Datasheet HTML 7Page - AMI SEMICONDUCTOR FS7140-01 Datasheet HTML 8Page - AMI SEMICONDUCTOR FS7140-01 Datasheet HTML 9Page - AMI SEMICONDUCTOR Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 15 page
background image
4
AMI Semiconductor - Rev. 3.0
www.amis.com
FS7140-01 / FS7140-01g / FS7145 Programmable Phase-Locked Loop Clock Generator Data Sheet
XIN to VSS. Do not connect to XOUT.
When not using the REF input, it is preferred to leave it floating
or connected to VDD.
5.0 I2C-bus Control Interface
This device is a read/write slave device meeting all
Philips I2C-bus specifications except a "general
call." The bus has to be controlled by a master
device that generates the serial clock SCL,
controls bus access and generates the START
and STOP conditions while the device works as a slave. Both
master and slave can operate as a transmitter or receiver, but
the master device determines which mode is activated. A
device that sends data onto the bus is defined as the
transmitter, and a device receiving data as the receiver.
I2C-bus logic levels noted herein are based on a percentage of
the power supply (VDD). A logic-one corresponds to a nominal
voltage of VDD, while a logic-zero corresponds to ground (VSS).
The FS7145 supports nearly instantaneous adjustment of the
output CLK phase by the SYNC input. Either edge direction of
SYNC (positive-going or negative-going) is supported.
Example (positive-going SYNC selected): Upon the negative
edge of SYNC input, a sequence begins to stop the CLK
output.
Upon the positive edge, CLK resumes operation,
synchronized to the phase of the SYNC input (plus a
deterministic delay). This is performed by control of the device
post-divider. Phase resolution equal to ½ of the VCO period
can be achieved (approximately down to 2ns).
4.1.6 Feedback Divider Source MUX
The source of frequency for the feedback divider may be
selected to be either the output of the post divider or the output
of the VCO by the FBKDSRC bit.
Ordinarily, for frequency synthesis, the output of the VCO is
used.
Use the output of the post divider only where a
deterministic phase relationship between the output clock and
reference clock are desired (line-locked mode, for example).
4.1.7 Device Shutdown
Two bits are provided to effect shutdown of the device if
desired, when it is not active. SHUT1 disables most externally
observable device functions.
SHUT2 reduces device
quiescent current to absolute minimum values. Normally, both
bits should be set or cleared together.
Serial communications capability is not disabled by either
SHUT1 or SHUT2.
4.2 Differential Output Stage
The differential output stage supports both CMOS and pseudo-
ECL (PECL) signals. The desired output interface is chosen via
the programming registers.
If a PECL interface is used, the transmission line is usually
terminated using a Thévenin termination. The output stage can
only sink current in the PECL mode, and the amount of sink
current is set by a programming resistor on the LOCK/IPRG
pin. The ratio of output sink current to IPRG current is 13:1.
Source current for the CLKx pins is provided by the pull-up
resistors that are part of the Thévenin termination.
4.2.1 Example
Assume that it is desired to connect a PECL-type fanout buffer
right next to the FS7140.
Further assume:
· VDD = 3.3V
· desired VHI = 2.4V
· desired VLO = 1.6V
· equivalent RLOAD = 75 ohms
Then:
R1 (from CLKP and CLKN output to VDD) =
RLOAD * VDD / VHI =
75 * 3.3 / 2.4 =
103 ohms
R2 (from CLKP and CLKN output to GND) =
RLOAD * VDD / (VDD - VHI) =
75 * 3.3 / (3.3 - 2.4) =
275 ohms
Rprgm (from VDD to IPRG pin) =
26 * (VDD * RLOAD) / (VHI - VLO) / 3 =
26 * (3.3 * 75) / (2.4 - 1.6) / 3 =
2.68 Kohms
4.3 SYNC Circuitry


Similar Part No. - FS7140-01

ManufacturerPart #DatasheetDescription
logo
ON Semiconductor
FS7140-01G-XTD ONSEMI-FS7140-01G-XTD Datasheet
485Kb / 19P
   Programmable Phase-Locked Loop Clock Generator
May 2008 ??Rev. 5
FS7140-01G-XTD ONSEMI-FS7140-01G-XTD Datasheet
485Kb / 19P
   Programmable Phase-Locked Loop Clock Generator
May 2008 ??Rev. 5
FS7140-01G-XTD ONSEMI-FS7140-01G-XTD Datasheet
300Kb / 17P
   Programmable Phase-Locked Loop Clock Generator
October, 2011 ??Rev. 7
FS7140-01G-XTP ONSEMI-FS7140-01G-XTP Datasheet
485Kb / 19P
   Programmable Phase-Locked Loop Clock Generator
May 2008 ??Rev. 5
FS7140-01G-XTP ONSEMI-FS7140-01G-XTP Datasheet
485Kb / 19P
   Programmable Phase-Locked Loop Clock Generator
May 2008 ??Rev. 5
More results

Similar Description - FS7140-01

ManufacturerPart #DatasheetDescription
logo
ON Semiconductor
FS7140 ONSEMI-FS7140 Datasheet
300Kb / 17P
   Programmable Phase-Locked Loop Clock Generator
October, 2011 ??Rev. 7
FS714X ONSEMI-FS714X Datasheet
485Kb / 19P
   Programmable Phase-Locked Loop Clock Generator
May 2008 ??Rev. 5
FS7145-01-XTD ONSEMI-FS7145-01-XTD Datasheet
485Kb / 19P
   Programmable Phase-Locked Loop Clock Generator
May 2008 ??Rev. 5
logo
Arizona Microtek, Inc
AZ12000 AZM-AZ12000 Datasheet
188Kb / 13P
   Phase-Locked Loop Clock Generator
logo
Cypress Semiconductor
CY22801 CYPRESS-CY22801_11 Datasheet
602Kb / 23P
   Universal Programmable Clock Generator (UPCG) Integrated phase-locked loop (PLL)
logo
Arizona Microtek, Inc
AZ12010 AZM-AZ12010 Datasheet
257Kb / 9P
   Multiply by 16, 32 Phase-Locked Loop Clock Generator
logo
Mini-Circuits
AZ12010 MINI-AZ12010 Datasheet
257Kb / 9P
   Multiply by 16, 32 Phase-Locked Loop Clock Generator
logo
Pericom Semiconductor C...
PI6C2502 PERICOM-PI6C2502 Datasheet
371Kb / 6P
   Phase-Locked Loop Clock Driver
PI6C2302 PERICOM-PI6C2302 Datasheet
279Kb / 4P
   Phase-Locked Loop Clock Driver
PI6C2501A PERICOM-PI6C2501A Datasheet
50Kb / 4P
   Phase-Locked Loop Clock Driver
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com