Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

FS7140-01 Datasheet(PDF) 3 Page - AMI SEMICONDUCTOR

Part # FS7140-01
Description  Programmable Phase-Locked Loop Clock Generator
Download  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMI [AMI SEMICONDUCTOR]
Direct Link  http://www.amis.com
Logo AMI - AMI SEMICONDUCTOR

FS7140-01 Datasheet(HTML) 3 Page - AMI SEMICONDUCTOR

  FS7140-01 Datasheet HTML 1Page - AMI SEMICONDUCTOR FS7140-01 Datasheet HTML 2Page - AMI SEMICONDUCTOR FS7140-01 Datasheet HTML 3Page - AMI SEMICONDUCTOR FS7140-01 Datasheet HTML 4Page - AMI SEMICONDUCTOR FS7140-01 Datasheet HTML 5Page - AMI SEMICONDUCTOR FS7140-01 Datasheet HTML 6Page - AMI SEMICONDUCTOR FS7140-01 Datasheet HTML 7Page - AMI SEMICONDUCTOR FS7140-01 Datasheet HTML 8Page - AMI SEMICONDUCTOR FS7140-01 Datasheet HTML 9Page - AMI SEMICONDUCTOR Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 15 page
background image
3
AMI Semiconductor - Rev. 3.0
www.amis.com
FS7140-01 / FS7140-01g / FS7145 Programmable Phase-Locked Loop Clock Generator Data Sheet
R
REF
F
VCO
N
f
N
f
=
This basic PLL equation can be rewritten as
÷÷
ø
ö
çç
è
æ
=
R
F
REF
VCO
N
N
f
f
A post-divider (actually a series combination of three post
dividers) follows the PLL and the final equation for device
output frequency is:
÷÷
ø
ö
çç
è
æ
÷÷
ø
ö
çç
è
æ
=
Px
R
F
REF
CLK
N
N
N
f
f
1
Post
Divider 1
(N
P1 )
Post
Divider 2
(N
P2)
Post
Divider 3
(N
P3)
POST3[1:0]
POST2[3:0]
POST1[3:0]
POST DIVIDER (N
Px)
f
CLK
f
VCO
Figure 3: Post Divider
The moduli of the individual dividers are denoted as NP1, NP2
and NP3, and together they make up the array modulus NPx.
3
2
1
P
P
P
Px
N
N
N
N
´
´
=
4.0 Functional Block Description
4.1 Phase Locked Loop (PLL)
The phase locked loop is a standard phase- and frequency-
locked loop architecture. The PLL consists of a reference
divider, a phase-frequency detector (PFD), a charge pump, an
internal loop filter, a voltage-controlled oscillator (VCO), a
feedback divider, and a post divider.
The reference frequency (generated by either the on-board
crystal oscillator or an external frequency source), is first
reduced by the Reference Divider. The integer value that the
frequency is divided by is called the modulus and is denoted as
NR for the reference divider. This divided reference is then fed
into the PFD.
The VCO frequency is fed back to the PFD through the
feedback divider (the modulus is denoted by NF).
The PFD will drive the VCO up or down in frequency until the
divided reference frequency and the divided VCO frequency
appearing at the inputs of the PFD are equal. The input/output
relationship between the reference frequency and the VCO
frequency is then:
4.1.1 Reference Divider
The reference divider is designed for low phase jitter. The
divider accepts the output of either the crystal oscillator circuit
or an external reference frequency. The reference divider is a
12 bit divider, and can be programmed for any modulus from 1
to 4095 (divide by 1 not available on date codes prior to 0108).
4.1.2 Feedback Divider
The feedback divider is based on a dual-modulus divider (also
called dual-modulus prescaler) technique. It permits division
by any integer value between 12 and 16383. Simply program
the FBKDIV register with the binary equivalent of the desired
modulus.
Selected moduli below 12 are also permitted.
Moduli of: 4, 5, 8, 9, and 10 are also allowed (4 and 5 are not
available on date codes prior to 0108).
4.1.3 Post Divider
The post divider consists of three individually programmable
dividers, as shown in Figure 3.
The post divider performs several useful functions. First, it
allows the VCO to be operated in a narrower range of speeds
compared to the variety of output clock speeds that the device
is required to generate. Second, the extra integer in the
denominator permits more flexibility in the programming of the
loop for many applications where frequencies must be
achieved exactly.
Note that a nominal 50/50 duty factor is always preserved
(even for selections which have an odd modulus).
See Table 8 for additional information.
4.1.4 Crystal Oscillator
The FS7140 is equipped with a Pierce-type crystal oscillator.
The crystal is operated in parallel resonant mode. Internal
load capacitance is provided for the crystal.
While a
recommended load capacitance for the crystal is specified,
crystals for other standard load capacitances may be used if
great precision of the reference frequency (100ppm or less) is
not required.
4.1.5 Reference Divider Source MUX
The source of frequency for the reference divider can be
chosen to be the device crystal oscillator or the REF pin by the
REFDSRC bit.
When not using the crystal oscillator, it is preferred to connect


Similar Part No. - FS7140-01

ManufacturerPart #DatasheetDescription
logo
ON Semiconductor
FS7140-01G-XTD ONSEMI-FS7140-01G-XTD Datasheet
485Kb / 19P
   Programmable Phase-Locked Loop Clock Generator
May 2008 ??Rev. 5
FS7140-01G-XTD ONSEMI-FS7140-01G-XTD Datasheet
485Kb / 19P
   Programmable Phase-Locked Loop Clock Generator
May 2008 ??Rev. 5
FS7140-01G-XTD ONSEMI-FS7140-01G-XTD Datasheet
300Kb / 17P
   Programmable Phase-Locked Loop Clock Generator
October, 2011 ??Rev. 7
FS7140-01G-XTP ONSEMI-FS7140-01G-XTP Datasheet
485Kb / 19P
   Programmable Phase-Locked Loop Clock Generator
May 2008 ??Rev. 5
FS7140-01G-XTP ONSEMI-FS7140-01G-XTP Datasheet
485Kb / 19P
   Programmable Phase-Locked Loop Clock Generator
May 2008 ??Rev. 5
More results

Similar Description - FS7140-01

ManufacturerPart #DatasheetDescription
logo
ON Semiconductor
FS7140 ONSEMI-FS7140 Datasheet
300Kb / 17P
   Programmable Phase-Locked Loop Clock Generator
October, 2011 ??Rev. 7
FS714X ONSEMI-FS714X Datasheet
485Kb / 19P
   Programmable Phase-Locked Loop Clock Generator
May 2008 ??Rev. 5
FS7145-01-XTD ONSEMI-FS7145-01-XTD Datasheet
485Kb / 19P
   Programmable Phase-Locked Loop Clock Generator
May 2008 ??Rev. 5
logo
Arizona Microtek, Inc
AZ12000 AZM-AZ12000 Datasheet
188Kb / 13P
   Phase-Locked Loop Clock Generator
logo
Cypress Semiconductor
CY22801 CYPRESS-CY22801_11 Datasheet
602Kb / 23P
   Universal Programmable Clock Generator (UPCG) Integrated phase-locked loop (PLL)
logo
Arizona Microtek, Inc
AZ12010 AZM-AZ12010 Datasheet
257Kb / 9P
   Multiply by 16, 32 Phase-Locked Loop Clock Generator
logo
Mini-Circuits
AZ12010 MINI-AZ12010 Datasheet
257Kb / 9P
   Multiply by 16, 32 Phase-Locked Loop Clock Generator
logo
Pericom Semiconductor C...
PI6C2502 PERICOM-PI6C2502 Datasheet
371Kb / 6P
   Phase-Locked Loop Clock Driver
PI6C2302 PERICOM-PI6C2302 Datasheet
279Kb / 4P
   Phase-Locked Loop Clock Driver
PI6C2501A PERICOM-PI6C2501A Datasheet
50Kb / 4P
   Phase-Locked Loop Clock Driver
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com