Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

PL611S-02 Datasheet(PDF) 6 Page - PhaseLink Corporation

Part No. PL611S-02
Description  1.8V-3.3V PicoPLLTM, World’s Smallest Programmable Clock
Download  8 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  PLL [PhaseLink Corporation]
Homepage  http://www.phaselink.com
Logo PLL - PhaseLink Corporation

PL611S-02 Datasheet(HTML) 6 Page - PhaseLink Corporation

  PL611S-02 Datasheet HTML 1Page - PhaseLink Corporation PL611S-02 Datasheet HTML 2Page - PhaseLink Corporation PL611S-02 Datasheet HTML 3Page - PhaseLink Corporation PL611S-02 Datasheet HTML 4Page - PhaseLink Corporation PL611S-02 Datasheet HTML 5Page - PhaseLink Corporation PL611S-02 Datasheet HTML 6Page - PhaseLink Corporation PL611S-02 Datasheet HTML 7Page - PhaseLink Corporation PL611S-02 Datasheet HTML 8Page - PhaseLink Corporation  
Zoom Inzoom in Zoom Outzoom out
 6 / 8 page
background image
(Preliminary)PL611s-02
1.8V-3.3V PicoPLL
TM, World’s Smallest Programmable Clock
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 12/12/06 Page 6
LAYOUT RECOMMENDATIONS
The following guidelines are to assist you with a performance optimized PCB design:
- Keep all the PCB traces to the PL611s-02 as short
as possible, as well as keeping all other traces as
far away from it as possible.
- Place a 0.01 F~0.1 F decoupling capacitor
between VDD and GND, on the component side of
the PCB, close to the VDD pin. It is not
recommended to place this component on the
backside of the PCB. Going through vias will reduce
the signal integrity, causing additional jitter and
phase noise.
- It is highly recommended to keep the VDD and
GND traces as short as possible.
- When connecting long traces (> 1 inch) to a CMOS
output, it is important to design the traces as a
transmission line or ‘stripline’, to avoid reflections or
ringing. In this case, the CMOS output needs to be
matched to the trace impedance. Usually ‘striplines’
are designed for 50
impedance and CMOS outputs
usually have lower than 50
impedance so
matching can be achieved by adding a resistor in
series with the CMOS output pin to the ‘stripline’
trace.
- Please contact PhaseLink for additional information
on how to design outputs driving long traces or for
the Gerber files for the PL611s-02 eval board
shown.
DFN-6L Evaluation Board


Html Pages

1  2  3  4  5  6  7  8 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn