Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

AK4529 Datasheet(PDF) 26 Page - Asahi Kasei Microsystems

Part No. AK4529
Description  High Performance Multi-channel Audio CODEC
Download  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AKM [Asahi Kasei Microsystems]
Direct Link  http://www.akm.com
Logo AKM - Asahi Kasei Microsystems

AK4529 Datasheet(HTML) 26 Page - Asahi Kasei Microsystems

Back Button AK4529 Datasheet HTML 22Page - Asahi Kasei Microsystems AK4529 Datasheet HTML 23Page - Asahi Kasei Microsystems AK4529 Datasheet HTML 24Page - Asahi Kasei Microsystems AK4529 Datasheet HTML 25Page - Asahi Kasei Microsystems AK4529 Datasheet HTML 26Page - Asahi Kasei Microsystems AK4529 Datasheet HTML 27Page - Asahi Kasei Microsystems AK4529 Datasheet HTML 28Page - Asahi Kasei Microsystems AK4529 Datasheet HTML 29Page - Asahi Kasei Microsystems AK4529 Datasheet HTML 30Page - Asahi Kasei Microsystems Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 38 page
background image
ASAHI KASEI
[AK4529]
MS0082-E-00
2001/3
- 26 -
(2) I
2C-bus Control Mode (I2C= “H”)
AK4529 supports the standard-mode I
2C-bus (max:100kHz). Then AK4529 cannot be incorporated in a fast-mode
I
2C-bus system (max:400kHz). The CSN pin should be connected to DVDD at the I2C-bus mode.
Figure 13 shows the data transfer sequence at the I
2C-bus mode. All commands are preceded by a START condition.
A HIGH to LOW transition on the SDA line while SCL is HIGH indicates a START condition (figure 17). After the
START condition, a slave address is sent. This address is 7 bits long followed by an eighth bit which is a data
direction bit (R/W) (figure 14). The most significant five bits of the slave address are fixed as “00100”. The next two
bits are CAD1 and CAD0 (device address bits). These two bits identify the specific device on the bus. The hard-
wired input pins (CAD1 pin and CAD0 pin) set them. If the slave address match that of the AK4529 and R/W bit is
“0”, the AK4529 generates the acknowledge and the write operation is executed. If R/W bit is “1”, the AK4529
generates the not acknowledge since the AK4529 can be only a slave-receiver. The master must generate the
acknowledge-related clock pulse and release the SDA line (HIGH) during the acknowledge clock pulse (figure 18).
The second byte consists of the address for control registers of the AK4529. The format is MSB first, and those most
significant 3-bits are fixed to zeros (figure 15). Those data after the second byte contain control data. The format is
MSB first, 8bits (figure 16). The AK4529 generates an acknowledge after each byte has been received. A data
transfer is always terminated by a STOP condition generated by the master. A LOW to HIGH transition on the SDA
line while SCL is HIGH defines a STOP condition (figure 17).
The AK4529 is capable of more than one byte write operation by one sequence. After receipt of the third byte, the
AK4529 generates an acknowledge, and awaits the next data again. The master can transmit more than one byte
instead of terminating the write cycle after the first data byte is transferred. After the receipt of each data, the internal
5bits address counter is incremented by one, and the next data is taken into next address automatically. If the address
exceed 1FH prior to generating the stop condition, the address counter will “roll over” to 00H and the previous data
will be overwritten.
The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data
line can only change when the clock signal on the SCL line is LOW (figure 19) except for the START and the STOP
condition.
SDA
S
T
A
R
T
A
C
K
A
C
K
S
Slave
Address
A
C
K
Sub
Address(n)
Data(n)
P
S
T
O
P
Data(n+x)
A
C
K
Data(n+1)
A
C
K
R/W
A
C
K
Figure 13. Data transfer sequence at the I
2C-bus mode
0010
0
CAD1
CAD0
R/W
(Those CAD1/0 should match with CAD1/0 pins)
Figure 14. The first byte
0
0
0
A4
A3
A2
A1
A0
Figure 15. The second byte
D7
D6
D5
D4
D3
D2
D1
D0
Figure 16. Byte structure after the second byte


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38 


Datasheet Download

Go To PDF Page

Related Electronics Part Number

Part No.DescriptionHtml ViewManufacturer
LME49740 Quad High Performance High Fidelity Audio Operational Amplifier Coming Soon National Semiconductor (TI)
AD1987 High Definition Audio SoundMAX Codec 1  2  3  4  5  More Analog Devices
AD1984 High Definition Audio SoundMAX Codec 1  2  3  4  5  More Analog Devices
OPA134_07 High Performance AUDIO OPERATIONAL AMPLIFIERS 1  2  3  4  5  More Burr-Brown (TI)
PCM3060 24-BIT 96/192-kHz ASYNCHRONOUS STEREO AUDIO CODEC 1  2  3  4  5  More Burr-Brown (TI)
WM8594_07 24-bit 192kHz 2Vrms Multi-Channel CODEC 1  2  3  4  5  More Wolfson Microelectronics plc

Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn