Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

AK4533 Datasheet(PDF) 4 Page - Asahi Kasei Microsystems

Part No. AK4533
Description  Audio Codec with Touch Screen Controller
Download  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AKM [Asahi Kasei Microsystems]
Direct Link  http://www.akm.com
Logo AKM - Asahi Kasei Microsystems

AK4533 Datasheet(HTML) 4 Page - Asahi Kasei Microsystems

  AK4533 Datasheet HTML 1Page - Asahi Kasei Microsystems AK4533 Datasheet HTML 2Page - Asahi Kasei Microsystems AK4533 Datasheet HTML 3Page - Asahi Kasei Microsystems AK4533 Datasheet HTML 4Page - Asahi Kasei Microsystems AK4533 Datasheet HTML 5Page - Asahi Kasei Microsystems AK4533 Datasheet HTML 6Page - Asahi Kasei Microsystems AK4533 Datasheet HTML 7Page - Asahi Kasei Microsystems AK4533 Datasheet HTML 8Page - Asahi Kasei Microsystems AK4533 Datasheet HTML 9Page - Asahi Kasei Microsystems Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 40 page
background image
[ASAHI KASEI]
<Revision 0.9a>
July 00
3
PIN/FUNCTION
No.
Signal Name
I/O
Description
Power Supply
7
DGND
-
Digital Ground
8
VD
-
Digital Power Supply : +3V
21
VB
-
Power Supply(Bulk) : +3V
26
VA1
-
Analog Power Supply : +3V
27
AGND1
-
Analog Ground
40
VA2
-
Analog Power Supply : +3V
41
AGND2
-
Analog Ground
Reset/Power Down
15
RESETB
I
Reset Pin
The device is powered down except for VCOM when this pin is “L”. All
registers are cleared and are set to default values.
16
PDB
I
Power down Pin
All blocks including VCOM are powered down when this pin is set to “L”.
Audio CODEC
9
SDO
O
Audio ADC Serial Data Output
10
SCLK
O
Audio data Serial Output/Input Clock : 32fs
The device outputs ADC data through SDO pin at the falling edge of SCLK
clock. The device latches DAC (input) data through SDI pin at the rising
edge of SCLK clock.
11
LRCK
O
Left/Right channel Select Clock, 1fs
H: Left channel, L: Right channel
When both of ADC block and DAC block go into power-down mode, this pin
outputs “L”. Either of block is active, the device outputs LRCK clock.
13
SDI
I
Audio DAC Serial Data Input
14
MCLK
I
Master Clock Input
256fs or 512fs, which is selected by MSEL bit in the Control Register, master
clock is input to this pin.
23
LOUT
O
DAC Left Channel Analog Output
Note) Load resistance must be greater than 10K
Ω. Load capacitance must
be less than 50pF.
24
ROUT
O
DAC Right channel Analog Output
Note) Load resistance must be greater than 10K
Ω. Load capacitance must
be less than 50pF.
28
VCOM
O
Analog Common Voltage Output
Reference voltage of all analog circuit block (VA/2)
Connect 4.7uF and 0.1uF capacitors
29
VCOMAD
O
Analog Common Voltage Output for ADC
Reference voltage of ADC block
Connect 4.7uF and 0.1uF capacitors
30
AFILT
I
Anti aliasing Filter for A/D Input
Connect 1nF capacitor.
31
AIN
I
Analog Input
Input inverting analog signal which is output from MICOUT pin
1uF capacitor is connected between MICOUT pin and AIN pin.
32
MICOUT
O
Microphone Analog Output
Output inverting analog signal with 20dB gain of MICIN signal.
33
MICIN
I
Microphone Analog Input
Input analog signal from microphone


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn