 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AKD4534 Datasheet(PDF) 10 Page - Asahi Kasei Microsystems |
|
||||||||||||||||||||||||||||||
AKD4534 Datasheet(HTML) 10 Page - Asahi Kasei Microsystems |
|
|
10 / 64 page  ASAHI KASEI [AK4534] MS0133-E-03 2003/5 - 10 - DC CHARACTERISTICS (Ta= −10 ∼ 70°C; AVDD, DVDD, PVDD, HVDD=2.4 ∼ 3.6V) Parameter Symbol min typ Max Units High-Level Input Voltage Low-Level Input Voltage Input Voltage at AC Coupling (Note 22) VIH VIL VAC 70%DVDD - 50%DVDD - - - - 30%DVDD - V V V High-Level Output Voltage (Iout= −200µA) Low-Level Output Voltage (Except SDA pin: Iout=200 µA) ( SDA pin: Iout= 3mA) VOH VOL VOL DVDD −0.2 - - - - - - 0.2 0.4 V V V Input Leakage Current Iin - - ±10 µA Note 22. When AC coupled capacitor is connected to MCKI pin. SWITCHING CHARACTERISTICS (Ta= −10 ∼ 70°C; AVDD, DVDD, PVDD, HVDD=2.4 ∼ 3.6V; C L=20pF) Parameter Symbol min typ max Units Master Clock Timing Crystal Resonator Frequency 11.2896 - 12.288 MHz External Clock Frequency Pulse Width Low Pulse Width High AC Pulse Width (Note23) fCLK tCLKL tCLKH tACW 2.048 0.4/fCLK 0.4/fCLK 0.4/fCLK - 12.288 MHz ns ns ns MCKO Output Frequency Duty Cycle : except fs=32kHz fs=32kHz at 256fs (Note 24) fMCK dMCK dMCK 0.256 40 50 33 12.288 60 MHz % % LRCK Frequency Frequency fs 8 48 kHz Duty Cycle Slave mode Master mode Duty Duty 45 50 55 % % Audio Interface Timing Slave mode BICK Period BICK Pulse Width Low Pulse Width High LRCK Edge to BICK “ ↑” (Note 25) BICK “ ↑” to LRCK Edge (Note 25) LRCK to SDTO (MSB) (Except I 2S mode) BICK “ ↓” to SDTO SDTI Hold Time SDTI Setup Time tBCK tBCKL tBCKH tLRB tBLR tLRS tBSD tSDH tSDS 312.5 130 130 50 50 50 50 80 80 ns ns ns ns ns ns ns ns ns Master mode BICK Frequency BICK Duty BICK “ ↓” to LRCK BICK “ ↓” to SDTO SDTI Hold Time SDTI Setup Time fBCK dBCK tMBLR tBSD tSDH tSDS −80 −80 50 50 64fs 50 80 80 Hz % ns ns ns ns Note 23. Pulse width to ground level when MCKI is connected to a capacitor in series and a resistor is connected to ground. (Refer to Figure 2) Note 24. PMPLL bit = “1”. Note 25. BICK rising edge must not occur at the same time as LRCK edge. |
Similar Part No. - AKD4534 |
|
Similar Description - AKD4534 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
