SRC4382 datasheet(28/81 Pages) BURR-BROWN

Part #	SRC4382

Description	Two-Channel, Asynchronous Sample Rate Converter with Integrated Digital Audio Interface Receiver and Transmitter

Download	81 Pages

Scroll/Zoom	100%

Manufacturer	BURR-BROWN [Burr-Brown (TI)]

Direct Link	http://www.burr-brown.com

Logo

28 / 81 page

www.ti.com

X

Channel 1

Y

Channel 2

Channel 1

Z

Y

Channel 2

X

Channel 1

Y

Channel 2

Frame 191

Frame 0

Frame 1

Block Start

One Sub Frame

Bits: 0

3 4

7 8

27 28 29 30 31

MSB

V U C P

Preamble

Audio Data

Audio or

Aux Data

Validity Bit

Use D

r

ata

Channel Status Data

P rit

a y Bit

SRC4382

SBFS030B – JANUARY 2006 – REVISED APRIL 2006

PRODUCT OVERVIEW (continued)

For AES3 transmission, data is encoded into frames, with each frame containing two subframes of audio and

status data, corresponding to audio Channels 1 and 2 (or Left and Right, respectively, for stereophonic audio).

Figure 63 shows the AES3 frame and subframe formatting. Each subframe includes four bits for the preamble,

up to 24 bits for audio and/or auxiliary data, one bit indicating data validity (V), one bit for channel status data

(C), one bit for user data (U), and one bit for setting parity (P).

The 4-bit preamble is used for synchronization and identification of blocks and subframes. The X and Y

preamble codes are used to identify the start of the Channel 1 and Channel 2 subframes, as shown in Figure 63.

However, the X preamble for the first subframe of every 192 frames is replaced by the Z preamble, which

identifies the start of a new block of channel status and user data.

Figure 63. AES3 Frame and Subframe Encoding

One block is comprised of 192 frames of data. This format translates to 192 bits each for channel status and

user data for each channel. The 192 bits are organized into 24 data bytes, which are defined by the AES3-2003

and consumer standards documents. The AES18 standard defines recommended usage and formatting of the

user data bits, while consumer applications may utilize the user data for other purposes. The SRC4382 also

includes block-sized transmitter and receiver channel status and user data buffers, which have 24 bytes each for

the channel status and user data assigned to audio Channels 1 and 2. Refer to the Channel Status and User

Data Buffer Maps section for the organization of the buffered channel status and user data for the receiver and

transmitter functions.

The audio data for Channel 1 and Channel 2 may be up to 24 bits in length, and occupies bits 4 through 27 of

the corresponding subframe. Bit 4 is the LSB while bit 27 is the MSB. If only 20 bits are required for audio data,

then bits 8 through 27 are utilized for audio data, while bits 4 though 7 are utilized for auxiliary data bits.

The validity (V) bit indicates whether or not the audio sample word being transmitted is suitable for

digital-to-analog (D/A) conversion or further digital processing at the receiver end of the connection. If the validity

bit is 0, then the audio sample is suitable for conversion or additional processing. If the validity bit is 1, then the

audio sample is not suitable for conversion or additional processing.

The parity (P) bit is set to either a 0 or 1, such that bits 4 through 31 carry an even number of ones and zeros

for even parity. The DIT block in the SRC4382 automatically manages the parity bit, setting it to a 0 or 1 as

needed. The DIR block checks the parity of bits 4 though 31 and generates a parity error if odd parity is

detected.

28

Submit Documentation Feedback

Similar Part No. - SRC4382

Manufacturer	Part #	Datasheet	Description
Texas Instruments	SRC4382	1Mb / 84P	[Old version datasheet] Two-Channel, Asynchronous Sample Rate Converter with Integrated Digital Audio Interface Receiver and Transmitter
Texas Instruments	SRC4382	1Mb / 84P	[Old version datasheet] Two-Channel, Asynchronous Sample Rate Converter with Integrated Digital Audio Interface Receiver and Transmitter

More results

Similar Description - SRC4382

Manufacturer	Part #	Datasheet	Description
Texas Instruments	SRC4392	1Mb / 94P	[Old version datasheet] Two-Channel, Asynchronous Sample Rate Converter with Integrated Digital Audio Interface Receiver and Transmitter
Texas Instruments	SRC4382	1Mb / 84P	[Old version datasheet] Two-Channel, Asynchronous Sample Rate Converter with Integrated Digital Audio Interface Receiver and Transmitter
Burr-Brown (TI)	SRC4392	6Mb / 79P	Two-Channel, Asynchronous Sample Rate Converter with Integrated Digital Audio Interface Receiver and Transmitter
Cirrus Logic	CS8422	734Kb / 82P	24-bit, 192-kHz, Asynchronous Sample Rate Converter with Integrated Digital Audio Interface Receiver
Cirrus Logic	CS8422	995Kb / 82P	24-bit, 192-kHz, Asynchronous Sample Rate Converter with Integrated Digital Audio Interface Receiver
Texas Instruments	DIX4192IPFBG4	1Mb / 64P	[Old version datasheet] Integrated Digital Audio Interface Receiver and Transmitter
	DIX4192-Q1	1Mb / 69P	[Old version datasheet] Integrated Digital Audio Interface Receiver and Transmitter
	DIX4192-Q1	790Kb / 65P	[Old version datasheet] Integrated Digital Audio Interface Receiver and Transmitter
Burr-Brown (TI)	DIX4192	806Kb / 60P	Integrated Digital Audio Interface Receiver and Transmitter
Texas Instruments	DIX4192	1Mb / 69P	[Old version datasheet] Integrated Digital Audio Interface Receiver and Transmitter

More results

SRC4382 Datasheet(PDF) 28 Page - Burr-Brown (TI)

SRC4382 Datasheet(HTML) 28 Page - Burr-Brown (TI)

Similar Part No. - SRC4382

Similar Description - SRC4382

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

Datasheet Download

Link URL