Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

SCN68681 Datasheet(PDF) 17 Page - NXP Semiconductors

Part # SCN68681
Description  Dual asynchronous receiver/transmitter DUART
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

SCN68681 Datasheet(HTML) 17 Page - NXP Semiconductors

Back Button SCN68681 Datasheet HTML 13Page - NXP Semiconductors SCN68681 Datasheet HTML 14Page - NXP Semiconductors SCN68681 Datasheet HTML 15Page - NXP Semiconductors SCN68681 Datasheet HTML 16Page - NXP Semiconductors SCN68681 Datasheet HTML 17Page - NXP Semiconductors SCN68681 Datasheet HTML 18Page - NXP Semiconductors SCN68681 Datasheet HTML 19Page - NXP Semiconductors SCN68681 Datasheet HTML 20Page - NXP Semiconductors SCN68681 Datasheet HTML 21Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 28 page
background image
Philips Semiconductors
Product specification
SCN68681
Dual asynchronous receiver/transmitter (DUART)
1998 Sep 04
17
IPCR[3:0] – IP3, IP2, IP1, IP0 Current State
These bits provide the current state of the respective inputs. The
information is unlatched and reflects the state of the input pins at the
time the IPCR is read.
ISR – Interrupt Status Register
This register provides the status of all potential interrupt sources.
The contents of this register are masked by the Interrupt Mask
Register (IMR). If a bit in the ISR is a ‘1’ and the corresponding bit
in the IMR is also a ‘1’, the INTRN output will be asserted (Low). If
the corresponding bit in the IMR is a zero, the state of the bit in the
ISR has no effect on the INTRN output. Note that the IMR does not
mask the reading of the ISR – the true status will be provided
regardless of the contents of the IMR. The contents of this register
are initialized to 0016 when the DUART is reset.
ISR[7] – Input Port Change Status
This bit is a ‘1’ when a change-of-state has occurred at the IP0, IP1,
IP2, or IP3 inputs and that event has been selected to cause an
interrupt by the programming of ACR[3:0]. The bit is cleared when
the CPU reads the IPCR.
ISR[6] – Channel B Change In Break
This bit, when set, indicates that the Channel B receiver has
detected the beginning or the end of a received break. It is reset
when the CPU issues a Channel B ‘reset break change interrupt’
command.
ISR[5] – Channel B Receiver Ready or FIFO Full
The function of this bit is programmed by MR1B[6]. If programmed
as receiver ready, it indicates that a character has been received in
Channel B and is waiting in the FIFO to be read by the CPU. It is
set when the character is transferred from the receive shift register
to the FIFO and reset when the CPU reads the RHR. If after this
read there are more characters still in the FIFO the bit will be set
again after the FIFO is ‘popped’. If programmed as FIFO full, it is
set when a character is transferred from the receive holding register
to the receive FIFO and the transfer caused the Channel B FIFO to
become full; i.e., all three FIFO positions are occupied. It is reset
when the CPU reads the RHR. If a character is waiting in the
receive shift register because the FIFO is full, the bit will be set
again when the waiting character is loaded into the FIFO.
ISR[4] – Channel B Transmitter Ready
This bit is a duplicate of TxRDYB (SRB[2]).
ISR[3] – Counter Ready.
In the counter mode, this bit is set when the counter reaches
terminal count and is reset when the counter is stopped by a stop
counter command.
In the timer mode, this bit is set once each cycle of the generated
square wave (every other time that the counter/timer reaches zero
count). The bit is reset by a stop counter command. The command,
however, does not stop the counter/timer.
ISR[2] – Channel A Change in Break
This bit, when set, indicates that the Channel A receiver has
detected the beginning or the end of a received break. It is reset
when the CPU issues a Channel A ‘reset break change interrupt’
command.
ISR[1] – Channel A Receiver Ready Or FIFO Full
The function of this bit is programmed by MR1A[6]. If programmed
as receiver ready, it indicates that a character has been received in
Channel A and is waiting in the FIFO to be read by the CPU. It is
set when the character is transferred from the receive shift register
to the FIFO and reset when the CPU read the RHR. If after this
read there are more characters still in the FIFO the bit will be set
again after the FIFO is ‘popped’. If programmed as FIFO full, it is
set when a character is transferred from the receive holding register
to the receive FIFO and the transfer caused the Channel A FIFO to
become full; i.e., all three FIFO positions are occupied. It is reset
when the CPU reads the RHR. If a character is waiting in the
receive shift register because the FIFO is full, the bit will be set
again when the ISR[0] and IMR waiting character is loaded into the
FIFO.
ISR[0] – Channel A Transmitter Ready
This bit is a duplicate of TxRDYA (SRA[2]).
IMR – Interrupt Mask Register
The programming of this register selects which bits in the ISR
causes an interrupt output. If a bit in the ISR is a ‘1’ and the
corresponding bit in the IMR is also a ‘1’ the INTRN output will be
asserted. If the corresponding bit in the IMR is a zero, the state of
the bit in the ISR has no effect on the INTRN output. Note that the
IMR does not mask the programmable interrupt outputs OP3-OP7 or
the reading of the ISR.
CTUR and CTLR – Counter/Timer Registers
The CTUR and CTLR hold the eight MSBs and eight LSBs,
respectively, of the value to be used by the counter/timer in either
the counter or timer modes of operation. The minimum value which
may be loaded into the CTUR/CTLR registers is 000216. Note that
these registers are write-only and cannot be read by the CPU.
In the timer (programmable divider) mode, the C/T generates a
square wave with a period of twice the value (in clock periods) of the
CTUR and CTLR. If the value in CTUR and CTLR is changed, the
current half-period will not be affected, but subsequent half periods
will be. In this mode the C/T runs continuously. Receipt of a start
counter command (read with A4-A1) = 1110) causes the counter to
terminate the current timing cycle and to begin a new cycle using the
values in CTUR and CTLR. The waveform so generated is often
used for a data clock. The formula for calculating the divisor n to
load to the CTUR and CTLR for a particular 1X data clock is shown
below:
n
+
C T Clock Frequency
2
@ 16 @ Baud rate desired
Often this division will result in a non-integer number; 26.3, for
example. One can only program integer numbers in a digital divider.
Therefore, 26 would be chosen. This gives a baud rate error of
0.3/26.3 which is 1.14%; well within the ability asynchronous mode
of operation.
The counter ready status bit (ISR[3]) is set once each cycle of the
square wave. The bit is reset by a stop counter command (read
with A4-A1 = 1111). The command, however, does not stop the C/T.
The generated square wave is output on OP3 if it is programmed to
be the C/T output.
On power-up and after reset, the counter/timer runs in timer mode
and can only be restarted. Because it cannot be shut off or stopped,
and runs continuously in timer mode, it is recommended that at
initialization, the output port, OP3, should be masked off through the
OPCR[3:2} = 00 until the C/T is programmed to the desired
operational state.


Similar Part No. - SCN68681

ManufacturerPart #DatasheetDescription
logo
NXP Semiconductors
SCN68652 PHILIPS-SCN68652 Datasheet
134Kb / 22P
   Multi-protocol communications controller MPCC
1995 May 01
SCN68652 PHILIPS-SCN68652 Datasheet
651Kb / 28P
   Multi-protocol communications controller (MPCC)
1995 May 01
SCN68652AC2A44 PHILIPS-SCN68652AC2A44 Datasheet
134Kb / 22P
   Multi-protocol communications controller MPCC
1995 May 01
SCN68652AC2A44 PHILIPS-SCN68652AC2A44 Datasheet
651Kb / 28P
   Multi-protocol communications controller (MPCC)
1995 May 01
SCN68652AC2F40 PHILIPS-SCN68652AC2F40 Datasheet
134Kb / 22P
   Multi-protocol communications controller MPCC
1995 May 01
More results

Similar Description - SCN68681

ManufacturerPart #DatasheetDescription
logo
NXP Semiconductors
SCN2681T PHILIPS-SCN2681T Datasheet
114Kb / 14P
   Dual asynchronous receiver/transmitter DUART
1998 Sep 04
SCC2681T PHILIPS-SCC2681T Datasheet
108Kb / 15P
   Dual asynchronous receiver/transmitter (DUART)
2004 Apr 06
SCC68692 PHILIPS-SCC68692 Datasheet
193Kb / 30P
   Dual asynchronous receiver/transmitter DUART
1998 Sep 04
SCC2681 PHILIPS-SCC2681 Datasheet
204Kb / 29P
   Dual asynchronous receiver/transmitter (DUART)
2004 Apr 06
SCC2692 PHILIPS-SCC2692 Datasheet
209Kb / 30P
   Dual asynchronous receiver/transmitter DUART
1998 Sep 04
SCN2681 PHILIPS-SCN2681 Datasheet
205Kb / 30P
   Dual asynchronous receiver/transmitter DUART
1998 Sep 04
SC26C92 PHILIPS-SC26C92 Datasheet
203Kb / 31P
   Dual universal asynchronous receiver/transmitter DUART
2000 Jan 31
SC28L202 PHILIPS-SC28L202 Datasheet
531Kb / 77P
   Dual universal asynchronous receiver/transmitter DUART
2000 Feb 10
SC28L92 PHILIPS-SC28L92 Datasheet
284Kb / 44P
   3.3V-5.0V Dual Universal Asynchronous Receiver/Transmitter DUART
2000 Jan 21
SC28L92 NXP-SC28L92 Datasheet
349Kb / 73P
   3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter (DUART)
Rev. 07-19 December 2007
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com