Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

SCN2681T Datasheet(PDF) 5 Page - NXP Semiconductors

Part # SCN2681T
Description  Dual asynchronous receiver/transmitter DUART
Download  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

SCN2681T Datasheet(HTML) 5 Page - NXP Semiconductors

  SCN2681T Datasheet HTML 1Page - NXP Semiconductors SCN2681T Datasheet HTML 2Page - NXP Semiconductors SCN2681T Datasheet HTML 3Page - NXP Semiconductors SCN2681T Datasheet HTML 4Page - NXP Semiconductors SCN2681T Datasheet HTML 5Page - NXP Semiconductors SCN2681T Datasheet HTML 6Page - NXP Semiconductors SCN2681T Datasheet HTML 7Page - NXP Semiconductors SCN2681T Datasheet HTML 8Page - NXP Semiconductors SCN2681T Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 14 page
background image
Philips Semiconductors
Product specification
SCN2681T
Dual asynchronous receiver/transmitter (DUART)
1998 Sep 04
5
PIN DESCRIPTION
MNEMONIC
TYPE
NAME AND FUNCTION
D0–D7
I/O
Data Bus: Bidirectional three-state data bus used to transfer commands, data and status between the DUART and
the CPU. D0 is the least significant bit.
CEN
I
Chip Enable: Active low input signal. When low, data transfers between the CPU and the DUART are enabled on
D0–D7 as controlled by the WRN, RDN, and A0–A3 inputs. When CEN is high, the DUART places the D0–D7 lines in
the three-state condition.
WRN
I
Write Strobe: When low and CEN is also low, the contents of the data bus is loaded into the addressed register. The
transfer occurs on the rising edge of the signal.
RDN
I
Read Strobe: When low and CEN is also low, causes the contents of the addressed register to be presented on the
data bus. The read cycle begins on the falling edge of RDN.
A0–A3
I
Address Inputs: Select the DUART internal registers and ports for read/write operations.
RESET
I
Reset: A high level clears internal registers (SRA, SRB, IMR, ISR, OPR, OPCR), puts OP0–OP7 in the high state,
stops the counter/timer, and puts channels A and B in the inactive state, with the TxDA and TxDB outputs in the mark
(high) state. Clears Test modes, sets MR pointer to MR1.
INTRN
O
Interrupt Request: Active-low, open-drain output which signals the CPU that one or more of the eight maskable
interrupting conditions are true.
X1/CLK
I
Crystal 1: Crystal connection or an external clock input. A crystal of a clock the appropriate frequency (nominally
3.6864 MHz) must be supplied at all times. For crystal connections see Figure 7, Clock Timing.
X2
I
Crystal 2: Crystal connection. See Figure 7. If a crystal is not used it is best to keep this pin not connected although it
is permissible to ground it.
RxDA
I
Channel A Receiver Serial Data Input: The least significant bit is received first. ‘Mark’ is high, ‘space’ is low.
RxDB
I
Channel B Receiver Serial Data Input: The least significant bit is received first. ‘Mark’ is high, ‘space’ is low.
TxDA
O
Channel A Transmitter Serial Data Output: The least significant bit is transmitted first. This output is held in the ‘mark’
condition when the transmitter is disabled, idle, or when operating in local loopback mode. ‘Mark’ is high, ‘space’ is low.
TxDB
O
Channel B Transmitter Serial Data Output: The least significant bit is transmitted first. This output is held in the
‘mark’ condition when the transmitter is disabled, idle, or when operating in local loopback mode. ‘Mark’ is high,
‘space’ is low.
OP0
O
Output 0: General purpose output, or channel A request to send (RTSAN, active-low). Can be deactivated
automatically on receive or transmit.
OP1
O
Output 1: General purpose output, or channel B request to send (RTSBN, active-low). Can be deactivated
automatically on receive or transmit.
OP2
O
Output 2: General purpose output, or channel A transmitter 1X or 16X clock output, or channel A receiver 1X clock output.
OP3
O
Output 3: General purpose output, or open-drain, active-low counter/timer output, or channel B transmitter 1X clock
output, or channel B receiver 1X clock output.
OP4
O
Output 4: General purpose output, or channel A open-drain, active-low, RxRDYA/FFULLA output.
OP5
O
Output 5: General purpose output, or channel B open-drain, active-low, RxRDYB/FFULLB output.
OP6
O
Output 6: General purpose output, or channel A open-drain, active-low, TxRDYA output.
OP7
O
Output 7: General purpose output, or channel B open-drain, active-low TxRDYB output.
IP0
I
Input 0: General purpose input, or channel A clear to send active-low input (CTSAN). Pin has an internal VCC pull-up
device supplying 1 to 4
mA of current.
IP1
I
Input 1: General purpose input, or channel B clear to send active-low input (CTSBN). Pin has an internal VCC pull-up
device supplying 1 to 4
mA of current.
IP2
I
Input 2: General purpose input, or counter/timer external clock input. Pin has an internal VCC pull-up device supplying
1 to 4
mA of current.
IP3
I
Input 3: General purpose input, or channel A transmitter external clock input (TxCA). When the external clock is used
by the transmitter, the transmitted data is clocked on the falling edge of the clock. Pin has an internal VCC pull-up
device supplying 1 to 4
mA of current.
IP4
I
Input 4: General purpose input, or channel A receiver external clock input (RxCA). When the external clock is used by
the receiver, the received data is sampled on the rising edge of the clock. Pin has an internal VCC pull-up device
supplying 1 to 4
mA of current.
IP5
I
Input 5: General purpose input, or channel B transmitter external clock input (TxCB). When the external clock is used
by the transmitter, the transmitted data is clocked on the falling edge of the clock. Pin has an internal VCC pull-up
device supplying 1 to 4
mA of current.
IP6
I
Input 6: General purpose input, or channel B receiver external clock input (RxCB). When the external clock is used by
the receiver, the received data is sampled on the rising edge of the clock. Pin has an internal VCC pull-up device
supplying 1 to 4
mA of current.
VCC
I
Power Supply: +5V supply input.
GND
I
Ground


Similar Part No. - SCN2681T

ManufacturerPart #DatasheetDescription
logo
NXP Semiconductors
SCN2681 PHILIPS-SCN2681 Datasheet
205Kb / 30P
   Dual asynchronous receiver/transmitter DUART
1998 Sep 04
SCN2681AC1A44 PHILIPS-SCN2681AC1A44 Datasheet
205Kb / 30P
   Dual asynchronous receiver/transmitter DUART
1998 Sep 04
SCN2681AC1N24 PHILIPS-SCN2681AC1N24 Datasheet
205Kb / 30P
   Dual asynchronous receiver/transmitter DUART
1998 Sep 04
SCN2681AC1N28 PHILIPS-SCN2681AC1N28 Datasheet
205Kb / 30P
   Dual asynchronous receiver/transmitter DUART
1998 Sep 04
SCN2681AC1N40 PHILIPS-SCN2681AC1N40 Datasheet
205Kb / 30P
   Dual asynchronous receiver/transmitter DUART
1998 Sep 04
More results

Similar Description - SCN2681T

ManufacturerPart #DatasheetDescription
logo
NXP Semiconductors
SCC2681T PHILIPS-SCC2681T Datasheet
108Kb / 15P
   Dual asynchronous receiver/transmitter (DUART)
2004 Apr 06
SCN68681 PHILIPS-SCN68681 Datasheet
187Kb / 28P
   Dual asynchronous receiver/transmitter DUART
1998 Sep 04
SCC68692 PHILIPS-SCC68692 Datasheet
193Kb / 30P
   Dual asynchronous receiver/transmitter DUART
1998 Sep 04
SCC2681 PHILIPS-SCC2681 Datasheet
204Kb / 29P
   Dual asynchronous receiver/transmitter (DUART)
2004 Apr 06
SCC2692 PHILIPS-SCC2692 Datasheet
209Kb / 30P
   Dual asynchronous receiver/transmitter DUART
1998 Sep 04
SCN2681 PHILIPS-SCN2681 Datasheet
205Kb / 30P
   Dual asynchronous receiver/transmitter DUART
1998 Sep 04
SC26C92 PHILIPS-SC26C92 Datasheet
203Kb / 31P
   Dual universal asynchronous receiver/transmitter DUART
2000 Jan 31
SC28L202 PHILIPS-SC28L202 Datasheet
531Kb / 77P
   Dual universal asynchronous receiver/transmitter DUART
2000 Feb 10
SC28L92 PHILIPS-SC28L92 Datasheet
284Kb / 44P
   3.3V-5.0V Dual Universal Asynchronous Receiver/Transmitter DUART
2000 Jan 21
SC28L92 NXP-SC28L92 Datasheet
349Kb / 73P
   3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter (DUART)
Rev. 07-19 December 2007
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com