Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

SCC68692 Datasheet(PDF) 5 Page - NXP Semiconductors

Part No. SCC68692
Description  Dual asynchronous receiver/transmitter DUART
Download  30 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  PHILIPS [NXP Semiconductors]
Homepage  http://www.nxp.com
Logo 

SCC68692 Datasheet(HTML) 5 Page - NXP Semiconductors

 
Zoom Inzoom in Zoom Outzoom out
 5 / 30 page
background image
Philips Semiconductors
Product specification
SCC68692
Dual asynchronous receiver/transmitter (DUART)
1998 Sep 04
5
PIN DESCRIPTION
SYMBOL
PIN NO.
TYPE
NAME AND FUNCTION
D0–D7
25,16,24,17
23,18,22,19
I/O
Data Bus: Bidirectional 3-State data bus used to transfer commands, data and status between the
DUART and the CPU. D0 is the least significant bit.
CSN
35
I
Chip Enable: Active-Low input signal. When Low, data transfers between the CPU and the DUART are
enabled on D0–D7 as controlled by the R/WN and A1–A4 inputs. When CEN is High, the DUART places
the D0–D7 lines in the 3-State condition.
R/WN
8
I
Read/Write: A High input indicates a read cycle and a low input indicates a write cycle, when a cycle is
initiated by assertion of the CSN input.
A1–A4
1,2,5,6
I
Address Inputs: Select the DUART internal registers and ports for read/write operations.
RESETN
34
I
Reset: A Low level clears internal registers (SRA, SRB, IMR, ISR, OPR, OPCR), initializes the IVR to hex
0F, puts OP0–OP7 in the High state, stops the counter/timer, and puts Channels A and B in the inactive
state, with the TxDA and TxDB outputs in the mark (High) state. Resets Test Mode, sets MR pointer to MR1.
DTACKN
9
O
Data Transfer Acknowledge: 3-State active-Low output asserted in write, read, or interrupt cycles to
indicate proper transfer of data between the CPU and the DUART.
INTRN
21
O
Interrupt Request: Active-Low, open-drain output which signals the CPU that one or more of the eight
maskable interrupting conditions are true.
IACKN
37
I
Interrupt Acknowledge: Active-Low input indicating an interrupt acknowledge cycle. In response, the
DUART will place the interrupt vector on the data bus and will assert DTACKN if it has an interrupt pending.
X1/CLK
32
I
Crystal 1: Crystal connection or an external clock input. A crystal of a clock the appropriate frequency
(nominally 3.6864 MHz) must be supplied at all times. For crystal connections see Figure 9, Clock Timing.
X2
33
I
Crystal 2: Crystal connection. See Figure 9. If a crystal is not used it is best to keep this pin not connected
although it is permissible to ground it.
RxDA
31
I
Channel A Receiver Serial Data Input: The least significant bit is received first. “Mark” is High, “space” is Low.
RxDB
10
I
Channel B Receive Serial Data Input: The least significant bit is received first. “Mark” is High, “space” is Low.
TxDA
30
O
Channel A Transmitter Serial Data Output: The least significant bit is transmitted first. This output is
held in the “mark” condition when the transmitter is disabled, idle or when operating in local loopback
mode. “Mark” is High, “space” is Low.
TxDB
11
O
Channel B Transmitter Serial Data Output: The least significant bit is transmitted first. This output is
held in the ‘mark’ condition when the transmitter is disabled, idle, or when operating in local loopback
mode. ‘Mark’ is High, ‘space’ is Low.
OP0
29
O
Output 0: General purpose output or Channel A request to send (RTSAN, active-Low). Can be
deactivated automatically on receive or transmit.
OP1
12
O
Output 1: General purpose output or Channel B request to send (RTSBN, active-Low). Can be
deactivated automatically on receive or transmit.
OP2
28
O
Output 2: General purpose output, or Channel A transmitter 1X or 16X clock output, or Channel A
receiver 1X clock output.
OP3
13
O
Output 3: General purpose output or open-drain, active-Low counter/timer output or Channel B
transmitter 1X clock output, or Channel B receiver 1X clock output.
OP4
27
O
Output 4: General purpose output or Channel A open-drain, active-Low, RxRDYAN/FFULLAN output.
OP5
14
O
Output 5: General purpose output or Channel B open-drain, active-Low, RxRDYBN/FFULLBN output.
OP6
26
O
Output 6: General purpose output or Channel A open-drain, active-Low, TxRDYAN output.
OP7
15
O
Output 7: General purpose output or Channel B open-drain, active-Low, TxRDYBN output.
IP0
7
I
Input 0: General purpose input or Channel A clear to send active-Low input (CTSAN). Pin has an internal
VCC pull-up device supplying 1 to 4 mA of current.
IP1
4
I
Input 1: General purpose input or Channel B clear to send active-Low input (CTSBN). Pin has an internal
VCC pull-up device supplying 1 to 4 mA of current.
IP2
36
I
Input 2: General purpose input or Channel B receiver external clock input (RxCB), or counter/timer
external clock input. When external clock is used by the receiver, the received data is sampled on the
rising edge of the clock. Pin has an internal VCC pull-up device supplying 1 to 4 mA of current.
IP3
2
I
Input 3: General purpose input or Channel A transmitter external clock input (TxCA). When the external
clock is used by the transmitter, the transmitted data is clocked on the falling edge of the clock. Pin has an
internal VCC pull-up device supplying 1 to 4 mA of current.
IP4
39
I
Input 4: General purpose input or Channel A receiver external clock input (RxCA). When the external
clock is used by the receiver, the received data is sampled on the rising edge of the clock. Pin has an
internal VCC pull-up device supplying 1 to 4 mA of current.
IP5
38
I
Input 5: General purpose input or Channel B transmitter external clock input (TxCB). When the external
clock is used by the transmitter, the transmitted data is clocked on the falling edge of the clock. Pin has an
internal VCC pull-up device supplying 1 to 4 mA of current.
VCC
40
I
Power Supply: +5V supply input.
GND
20
I
Ground


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn