Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

SAA7385 Datasheet(PDF) 38 Page - NXP Semiconductors

Part No. SAA7385
Description  Error correction and host interface IC for CD-ROM SEQUOIA
Download  64 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  PHILIPS [NXP Semiconductors]
Homepage  http://www.nxp.com
Logo 

SAA7385 Datasheet(HTML) 38 Page - NXP Semiconductors

Zoom Inzoom in Zoom Outzoom out
 38 / 64 page
background image
1996 Jun 19
38
Philips Semiconductors
Preliminary specification
Error correction and host interface IC for
CD-ROM (SEQUOIA)
SAA7385
Table 54 SCSI offset end registers (A and B): 0xF0EA, F0EB; note 1
Note
1. These registers together with the offset start registers, allow full control over the number of frame bytes that will be
transferred to the SCSI port.
Table 55 SCSI transfer start frame number: 0xF0EC, F0ED; note 1
Note
1. This register determines the starting frame number for an SCSI transfer. The outputs of the registers are used to
directly control DRAM access cycles, and will affect any current DRAM cycle in progress. The SCSI frame pointer
will wrap back to this point.
Table 56 SCSI current transfer frame: 0xF0EE, F0EF; note 1
Note
1. This register allows the current SCSI frame transfer number to be read.
11.5
Miscellaneous buffer manager considerations
The following bandwidth limitation must be observed in normal operation:
• All burst mode operations (SCSI and ECC) take twice as long in nibble mode, and single cycle operations take 60%
longer; 236 ns compared with 147.5 ns. For this reason, operation of the DRAM interface at the maximum 8 times
transfer rate in nibble mode is not supported.
• In byte mode, only 833 ns is available between each data write from the front-end at the maximum 8 times transfer
rate. At the end of the frame, multiple front-end byte writes may stack up and therefore it is recommended that the
80C32 avoids DRAM access at the end of the frame.
If two SCSI offset pairs are used, the A start must be written last to ensure that the correct offset start address is loaded
into the counter.
In the two SCSI offset mode, reading the register after loading is not possible due to the automatic switching feature.
MNEMONIC
R/W
DATA BYTE
76543210
SCSIOFFE
R/W
OFFSET7 to OFFSET0
SCSIOFFE
R/W
−−−−
OFFSET11 to OFFSET8
MNEMONIC
R/W
DATA BYTE
76543210
SCSISFRM
R/W
NUM7
NUM6
NUM5
NUM4
NUM3
NUM2
NUM1
NUM0
SCSISFRM
R/W
−−−−−−−
NUM8
MNEMONIC
R/W
DATA BYTE
76543210
SCSICFRM
R
NUM7
NUM6
NUM5
NUM4
NUM3
NUM2
NUM1
NUM0
SCSICFRM
R
−−−−−−−
NUM8


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn