Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

SAA7385 Datasheet(PDF) 31 Page - NXP Semiconductors

Part No. SAA7385
Description  Error correction and host interface IC for CD-ROM SEQUOIA
Download  64 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  PHILIPS [NXP Semiconductors]
Homepage  http://www.nxp.com
Logo 

SAA7385 Datasheet(HTML) 31 Page - NXP Semiconductors

Zoom Inzoom in Zoom Outzoom out
 31 / 64 page
background image
1996 Jun 19
31
Philips Semiconductors
Preliminary specification
Error correction and host interface IC for
CD-ROM (SEQUOIA)
SAA7385
10 FRONT-END
This Chapter explains the information of the front-end circuitry.
10.1
Minute Second Frame (MSF) addressing and header information
Table 40 Header mode and MSF from block decoder: 0xF092, F093, F09A and F09B
These registers contain the mode, minute, second and frame information from the header when in data mode. This data
is valid whenever the HDDRDY bit in the RDDSTAT register is set. In audio mode, the MSF address is taken from the
Q-channel information.
Table 41 Q-channel information: 0xF0A9, F0AA, F0AB, F0B1 and F0B2
These registers contain the information taken from the raw sub-channel information from the CD decoder. Due to the fact
that this data has not had any error correction applied to it, it is necessary to perform a CRC check for validity. Twelve
bytes of Q-channel information are assembled from each sector of data; the last two bytes contain the CRC parity.
Therefore the validity of the contents of these registers can only be determined after the last bit has been loaded and
checked.
MNEMONIC
R/W
DATA BYTE
76543210
MODE
R
MODE7 to MODE0
MINS
R
MINUTES7 to MINUTES0
SECS
R
SECONDS7 to SECONDS0
FRMS
R
FRAME7 to FRAME0
MNEMONIC
R/W
DATA BYTE
76543210
RDTK
R
TRACK7 to TRACK0
RDMD
R
MODE7 to MODE0
RDMN
R
ABSMIN7 to ABSMIN0
RDSC
R
ABSSEC7 to ABSSEC0
RDFM
R
ABSFRM7 to ABSFRM0
Table 42 Times from QCHRDY to BADQ (RDDSTAT)
SPEED
TIME (
µs)
n = 1
2177
n = 2
1089
n = 4
545
n = 6
363
n = 8
273
For example, at the n = 4 data rate, the BADQ flag
(in RDDSTAT) should be checked 545
µs after the
QFRMRDY interrupt (from RDDSTAT) is asserted.
If BADQ is LOW then the contents of the Q-channel
registers are valid; otherwise the CRC check failed and the
Q-channel information may be incorrect. If the data clock
is running (ECMD LOW or ENABRED HIGH) then BADQ
will be valid until the end of the sector; otherwise BADQ is
valid until the end of the next Q frame.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn