XR16V654DIV datasheet(6/58 Pages) EXAR

Part #	XR16V654DIV

Description	2.25V TO 3.6V QUAD UART WITH 64-BYTE FIFO

Download	58 Pages

Scroll/Zoom	100%

Manufacturer	EXAR [Exar Corporation]

Direct Link	http://www.exar.com

Logo

6 / 58 page

XR16V654/654D

6

2.25V TO 3.6V QUAD UART WITH 64-BYTE FIFO

REV. 1.0.1

IOW#

(R/W#)

7

9

18

11

15

I

When 16/68# pin is HIGH, it selects Intel

bus interface and this input becomes write

strobe (active low). The falling edge insti-

gates the internal write cycle and the rising

edge transfers the data byte on the data

bus to an internal register pointed by the

address lines.

When 16/68# pin is LOW, the Motorola bus

interface is selected and this input becomes

read (logic 1) and write (logic 0) signal.

CSA#

(CS#)

5

7

16

9

13

I

When 16/68# pin is HIGH, this input is chip

select A (active low) to enable channel A in

the device.

When 16/68# pin is LOW, this input

becomes the chip select (active low) for the

Motorola bus interface.

CSB#

(A3)

9

11

20

13

17

I

When 16/68# pin is HIGH, this input is chip

select B (active low) to enable channel B in

the device.

When 16/68# pin is LOW, this input

becomes address line A3 which is used for

channel selection in the Motorola bus inter-

face.

CSC#

(A4)

27

38

50

49

64

I

When 16/68# pin is HIGH, this input is chip

select C (active low) to enable channel C in

the device.

When 16/68# pin is LOW, this input

becomes address line A4 which is used for

channel selection in the Motorola bus inter-

face.

CSD#

(VCC)

31

42

54

53

68

I

When 16/68# pin is HIGH, this input is chip

select D (active low) to enable channel D in

the device.

When 16/68# pin is LOW, this input is not

used and should be connected VCC.

INTA

(IRQ#)

4

6

15

8

12

O

(OD)

When 16/68# pin is HIGH for Intel bus inter-

face, this ouput becomes channel A inter-

rupt output. The output state is defined by

the user and through the software setting of

MCR[3]. INTA is set to the active mode

when MCR[3] is set to a logic 1. INTA is set

to the three state mode when MCR[3] is set

to a logic 0 (default). See MCR[3].

When 16/68# pin is LOW for Motorola bus

interface, this output becomes device inter-

rupt output (active low, open drain). An

external pull-up resistor is required for

proper operation.

Pin Description

NAME

48-QFN

PIN #

64-LQFP

PIN #

68-PLCC

PIN#

80-LQFP

PIN #

100-QFP

PIN #

TYPE

DESCRIPTION

Similar Part No. - XR16V654DIV

Manufacturer	Part #	Datasheet	Description
Exar Corporation	XR16V654DIV	1Mb / 58P	2.25V TO 3.6V QUAD UART WITH 64-BYTE FIFO

More results

Similar Description - XR16V654DIV

Manufacturer	Part #	Datasheet	Description
Exar Corporation	XR16V654_0709	1Mb / 58P	2.25V TO 3.6V QUAD UART WITH 64-BYTE FIFO
	XR16V564	1Mb / 55P	2.25V TO 3.6V QUAD UART WITH 32-BYTE FIFO
	XR16V554	837Kb / 45P	2.25V TO 3.6V QUAD UART WITH 16-BYTE FIFO
	XR16V564	1Mb / 55P	2.25V TO 3.6V QUAD UART WITH 32-BYTE FIFO
	XR16V554	847Kb / 45P	2.25V TO 3.6V QUAD UART WITH 16-BYTE FIFO
	XR16V698	1Mb / 58P	2.25V TO 3.6V HIGH PERFORMANCE OCTAL UART WITH 32-BYTE FIFO
Texas Instruments	TL16C754	488Kb / 39P	[Old version datasheet] QUAD UART WITH 64-BYTE FIFO
NXP Semiconductors	SC16C754	622Kb / 49P	Quad UART with 64-byte FIFO Rev. 04-19 June 2003
Texas Instruments	TL16C754BPNR	671Kb / 40P	[Old version datasheet] QUAD UART WITH 64-BYTE FIFO
Exar Corporation	XR16V598	1Mb / 58P	2.25V TO 3.6V HIGH PERFORMANCE OCTAL UART WITH 16-BYTE FIFO

More results

XR16V654DIV Datasheet(PDF) 6 Page - Exar Corporation

XR16V654DIV Datasheet(HTML) 6 Page - Exar Corporation

Similar Part No. - XR16V654DIV

Similar Description - XR16V654DIV

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

Datasheet Download

Link URL