MPC8541EVTAPF datasheet(79/84 Pages) FREESCALE

Part #	MPC8541EVTAPF

Description	PowerQUICC??III Integrated Communications Processor Hardware Specifications

Download	84 Pages

Scroll/Zoom	100%

Manufacturer	FREESCALE [Freescale Semiconductor, Inc]

Direct Link	http://www.freescale.com

Logo

79 / 84 page

MPC8541E PowerQUICC™ III Integrated Communications Processor Hardware Specifications, Rev. 4

Freescale Semiconductor

79

System Design Information

17.8 JTAG Configuration Signals

Boundary-scan testing is enabled through the JTAG interface signals. The TRST signal is optional in the

IEEE Std 1149.1 specification, but is provided on all processors that implement the Power Architecture.

The device requires TRST to be asserted during reset conditions to ensure the JTAG boundary logic does

not interfere with normal chip operation. While it is possible to force the TAP controller to the reset state

using only the TCK and TMS signals, generally systems will assert TRST during the power-on reset flow.

Simply tying TRST to HRESET is not practical because the JTAG interface is also used for accessing the

common on-chip processor (COP) function.

The COP function of these processors allow a remote computer system (typically, a PC with dedicated

hardware and debugging software) to access and control the internal operations of the processor. The COP

interface connects primarily through the JTAG port of the processor, with some additional status

monitoring signals. The COP port requires the ability to independently assert HRESET or TRST in order

to fully control the processor. If the target system has independent reset sources, such as voltage monitors,

watchdog timers, power supply failures, or push-button switches, then the COP reset signals must be

merged into these signals with logic.

The arrangement shown in Figure 50 allows the COP port to independently assert HRESET or TRST,

while ensuring that the target can drive HRESET as well.

The COP interface has a standard header, shown in Figure 50, for connection to the target system, and is

based on the 0.025" square-post, 0.100" centered header assembly (often called a Berg header). The

connector typically has pin 14 removed as a connector key.

The COP header adds many benefits such as breakpoints, watchpoints, register and memory

examination/modification, and other standard debugger features. An inexpensive option can be to leave

the COP header unpopulated until needed.

There is no standardized way to number the COP header; consequently, many different pin numbers have

been observed from emulator vendors. Some are numbered top-to-bottom then left-to-right, while others

use left-to-right then top-to-bottom, while still others number the pins counter clockwise from pin 1 (as

with an IC). Regardless of the numbering, the signal placement recommended in Figure 50 is common to

all known emulators.

Similar Part No. - MPC8541EVTAPF

Manufacturer	Part #	Datasheet	Description
Freescale Semiconductor...	MPC8540	8Mb / 1302P	MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
	MPC8540	1Mb / 104P	Integrated Processor Hardware Specifications
	MPC8540CPX667JB	1Mb / 104P	Integrated Processor Hardware Specifications
	MPC8540CPX667JC	1Mb / 104P	Integrated Processor Hardware Specifications
	MPC8540CPX667LB	1Mb / 104P	Integrated Processor Hardware Specifications

Manufacturer	Part #	Datasheet	Description
Freescale Semiconductor...	MPC8555E	1Mb / 88P	PowerQUICC??III Integrated Communications Processor Hardware Specifications
NXP Semiconductors	MPC850EC	1Mb / 72P	PowerQUICC??Integrated Communications Processor Hardware Specifications Rev. 2, 07/2005
Freescale Semiconductor...	MPC8536E	1Mb / 128P	PowerQUICC??III Integrated Processor Hardware Specifications
	MPC8548E	1Mb / 143P	PowerQUICC III Integrated Processor Hardware Specifications
	MPC8535E	1Mb / 126P	PowerQUICC??III Integrated Processor Hardware Specifications
	MPC8548E	1Mb / 144P	PowerQUICC??III Integrated Processor Hardware Specifications
	MPC8533E	1Mb / 116P	PowerQUICC??III Integrated Processor Hardware Specifications
	MPC8544E	1Mb / 120P	PowerQUICC??III Integrated Processor Hardware Specifications
	MPC8536E	1Mb / 126P	PowerQUICC III Integrated Processor Hardware Specifications
	XPC8260ZUIFBC	847Kb / 50P	PowerQUICC II Integrated Communications Processor Hardware Specifications