Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

MH32D72AKLB-75 Datasheet(PDF) 18 Page - Mitsubishi Electric Semiconductor

Part No. MH32D72AKLB-75
Description  2,415,919,104-BIT (33,554,432-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module
Download  40 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  MITSUBISHI [Mitsubishi Electric Semiconductor]
Homepage  http://www.mitsubishichips.com
Logo 

MH32D72AKLB-75 Datasheet(HTML) 18 Page - Mitsubishi Electric Semiconductor

Zoom Inzoom in Zoom Outzoom out
 18 / 40 page
background image
MITSUBISHI LSIs
MITSUBISHI ELECTRIC
MH32D72AKLB-75,-10
2,415,919,104-BIT (33,554,432-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module
MIT-DS-0399-0.2
21.Mar.2001
Preliminary Spec.
Some contents are subject to change without notice.
18
AC TIMING REQUIREMENTS (Component Level)
(Ta=0 ~ 70°C
, Vdd = VddQ = 2.5 ± 0.2V, Vss = VssQ = 0V, unless otherwise noted)
ns
15
10
15
10
CL=2
ns
15
8
15
7.5
CL=2.5
19
19
20
ns
+0.6
+0.5
DQS-DQ Skew(f or DQS and all DQ signals)
tDQSA
ns
min(tCL,t
CH
min(tCL,
tCH
CLK half period
tHP
tCK
0.55
0.45
0.55
0.45
CLK Low lev el width
tCL
CLK cyc le time
tCK
16
15
14
14
AC Characteristics
-10
-75
1.1
0.9
1.1
0.9
0.6
0.4
0.6
0.4
1.1
0.9
1.1
0.9
0.25
0.25
0.6
0.4
0.6
0.4
0
0
15
15
0.2
0.2
0.2
0.2
0.35
0.35
0.35
0.35
1.25
0.75
1.25
0.75
tHP-1.0
tHP-0.75
+0.6
+0.5
+0.8
-0.8
+0.75
-0.75
+0.8
-0.8
+0.75
-0.75
2
1.75
tCK
tCK
ns
ns
tCK
tCK
ns
ns
tCK
tCK
tCK
tCK
tCK
ns
ns
ns
ns
ns
ns
ns
0.6
0.5
0.6
0.5
tCK
0.45
0.55
0.45
+0.8
-0.8
+0.75
-0.75
+0.8
-0.8
+0.75
-0.75
Max.
Min.
Max.
Min.
Parameter
0.55
Read preamble
tRPRE
Read postamble
tRPST
tWPRE
Write preamble
tWPST
Write postamble
tWPRES
Write preamble setup time
Input Hold time (address and control)
tIH
tIS
Input Setup time (address and control)
tMRD
Mode Register Set command cyc le time
tDSH
DQS f alling edge hold time f rom CLK
tDSS
DQS f alling edge to CLK setup time
tDQSL
DQS input Low lev el width
tDQSH
DQS input High lev el width
tDQSS
Write command to f irst DQS latching transition
tQH
DQ/DQS output hold time f rom DQS
tDQSQ
DQS-DQ Skew(f or DQS and associated DQ signals)
Data-out-low impedance time f rom CLK//CLK
tLZ
tHZ
Data-out-high impedance time f rom CLK//CLK
tDIPW
DQ and DM input pulse width (f or each input)
Input Hold time(DQ,DM)
Input Setup time (DQ,DM)
tDS
tDH
tCH
CLK High lev el width
ns
DQ Output Valid data delay time f rom CLK//CLK
tDQSCK
DQ Output Valid data delay time f rom CLK//CLK
ns
tAC
Notes
Unit
Sym bol


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn