Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

MH32D72AKLA-10 Datasheet(PDF) 26 Page - Mitsubishi Electric Semiconductor

Part No. MH32D72AKLA-10
Description  2,415,919,104-BIT (33,554,432-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module
Download  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MITSUBISHI [Mitsubishi Electric Semiconductor]
Direct Link  http://www.mitsubishichips.com
Logo MITSUBISHI - Mitsubishi Electric Semiconductor

MH32D72AKLA-10 Datasheet(HTML) 26 Page - Mitsubishi Electric Semiconductor

Back Button MH32D72AKLA-10 Datasheet HTML 22Page - Mitsubishi Electric Semiconductor MH32D72AKLA-10 Datasheet HTML 23Page - Mitsubishi Electric Semiconductor MH32D72AKLA-10 Datasheet HTML 24Page - Mitsubishi Electric Semiconductor MH32D72AKLA-10 Datasheet HTML 25Page - Mitsubishi Electric Semiconductor MH32D72AKLA-10 Datasheet HTML 26Page - Mitsubishi Electric Semiconductor MH32D72AKLA-10 Datasheet HTML 27Page - Mitsubishi Electric Semiconductor MH32D72AKLA-10 Datasheet HTML 28Page - Mitsubishi Electric Semiconductor MH32D72AKLA-10 Datasheet HTML 29Page - Mitsubishi Electric Semiconductor MH32D72AKLA-10 Datasheet HTML 30Page - Mitsubishi Electric Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 38 page
background image
MITSUBISHI LSIs
MITSUBISHI ELECTRIC
MH32D72AKLA-10,-75
2,415,919,104-BIT (33,554,432-WORD BY 72-BIT) Double Data Rate Synchronous DRAM Module
MIT-DS-0398-1.1
24.Nov.2000
Preliminary Spec.
Some contents are subject to change without notice.
26
BURST INTERRUPTION
[Read Interrupted by Read]
Burst read operation can be interrupted by new read of any bank. Random column access is allowed.
READ to READ interval is minimum 1CLK.
[Read Interrupted by precharge]
Burst read operation can be interrupted by precharge of the same bank. READ to PRE interval is
minimum 1 CLK. A PRE command to output disable latency is equivalent to the /CAS Latency . As
a result, READ to PRE interval determines valid data length to be output. The figure below shows
examp les of BL=8.
Read Interrupted by Precharge (BL=8)
CL=2.5
Command
DQS
Command
DQ
Command
DQ
Q0
Q1
Q2
Q3
Q0
Q1
Read Interrupted by Read (BL=8, CL=2(Discrete))
Command
A0-9,11
A10
BA0,1
DQ
Yi
READ READ
READ
READ
Yj
Yk
Yl
0
0
0
0
00
10
00
01
DQS
Qai0 Qai1 Qaj0 Qaj1
Qaj2 Qaj3 Qak0 Qak1 Qak2 Qak3 Qak4 Qak5 Qal0 Qal1 Qal2
Qal3 Qal4 Qal5 Qal6 Qal7
/CLK
CLK
/CLK
CLK
DQ
Q0
Q1
Q2
Q3
Q4
Q5
PRE
READ
READ
PRE
READ PRE
DQS
DQS
Module input and output timing.
Module input and output timing.
Discrete
CL=3.5
Module


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38 


Datasheet Download

Go To PDF Page

Related Electronics Part Number

Part No.DescriptionHtml ViewManufacturer
MH32D72AKLB-75 2 415 919 104-BIT 33 554 432-WORD BY 72-BIT Double Data Rate Synchronous DRAM Module 1  2  3  4  5  More Mitsubishi Electric Semiconductor
MH32D72KLH-75 2 415 919 104-BIT 33 554 432-WORD BY 72-BIT Double Data Rate Synchronous DRAM Module 1  2  3  4  5  More Mitsubishi Electric Semiconductor
MH32D64AKQJ-75 2 147 483 684-BIT 33 554 432-WORD BY 64-BIT Double Data Rate Synchronous DRAM Module 1  2  3  4  5  More Mitsubishi Electric Semiconductor
MH32D64KQH-75 2 147 483 648-BIT 33 554 432-WORD BY 64-BIT Double Data Rate Synchronous DRAM Module 1  2  3  4  5  More Mitsubishi Electric Semiconductor
MH64D72KLH-75 4 831 838 208-BIT 67 108 864-WORD BY 72-BIT Double Data Rate Synchronous DRAM Module 1  2  3  4  5  More Mitsubishi Electric Semiconductor
MH32S72APHB-6 2 415 919 104-BIT 33 554 432 - WORD BY 72-BIT Synchronous DRAM 1  2  3  4  5  More Mitsubishi Electric Semiconductor
MH32S72AQJA-7 2 415 919 104-BIT 33 554 432-WORD BY 72-BIT Synchronous DYNAMIC RAM 1  2  3  4  5  More Mitsubishi Electric Semiconductor
MH32S72AVJA-6 2 415 919 104-BIT 33 554 432-WORD BY 72-BIT Synchronous DYNAMIC RAM 1  2  3  4  5  More Mitsubishi Electric Semiconductor
MH32S72BAFA-7 2 415 919 104-BIT 33 554 432-WORD BY 72-BIT Synchronous DYNAMIC RAM 1  2  3  4  5  More Mitsubishi Electric Semiconductor
MH32S72BBFA-6 2 415 919 104-BIT 33 554 432-WORD BY 72-BIT Synchronous DYNAMIC RAM 1  2  3  4  5  More Mitsubishi Electric Semiconductor

Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn