Electronic Components Datasheet Search |
|
MH32D64AKQJ-75 Datasheet(PDF) 33 Page - Mitsubishi Electric Semiconductor |
|
MH32D64AKQJ-75 Datasheet(HTML) 33 Page - Mitsubishi Electric Semiconductor |
33 / 40 page MH32D64AKQJ-75,-10 2,147,483,684-BIT (33,554,432-WORD BY 64-BIT) Double Data Rate Synchronous DRAM Module MIT-DS-0422-0.0 17.May.2001 Preliminary Spec. Some contents are subject to change without notice. MITSUBISHI LSIs MITSUBISHI ELECTRIC 33 [S ELF REFRESH] Self -refresh mode is entered by issuing a REFS command (/CS=/RAS=/CAS=L,/WE=H,CKE=L). Once the self-refresh is initiated, it is maintained as long as CKE is kept low. During the self-refresh mode, CKE is asynchronous and the only enable input, all other inputs including CLK are disabled and ignored, so that power consumption due to synchronous inputs is saved. To exit the self-refresh, supplying stable CLK inputs, asserting DESEL or NOP command and then asserting CKE for longer than tXSNR/tXSRD. Self-Refresh /RAS CKE /CS /CAS /WE A0-11 BA0,1 tXSNR Self Refresh Exit /CLK CLK X Y X Y tXSRD Act Read |
Similar Part No. - MH32D64AKQJ-75 |
|
Similar Description - MH32D64AKQJ-75 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |