Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF HTML

KS8993M Datasheet(PDF) 55 Page - Micrel Semiconductor

Part No. KS8993M
Description  Integrated 3-Port 10/100 Managed Integrated 3-Port 10/100 Managed
Download  85 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  MICREL [Micrel Semiconductor]
Homepage  http://www.micrel.com
Logo 

KS8993M Datasheet(HTML) 55 Page - Micrel Semiconductor

Zoom Inzoom in Zoom Outzoom out
 55 / 85 page
background image
Micrel, Inc.
KS8993M/ML/MI
April 2005
55
M9999-041205
Register 16 (0x10): Port 1 Control 0
Register 32 (0x20): Port 2 Control 0
Register 48 (0x30): Port 3 Control 0 (continued)
Bit
Name
R/W
Description
Default
1
Tag removal
R/W
= 1, when packets are output on the port, the
switch will remove 802.1p/q tags from packets
with 802.1p/q tags when received. The switch will
not modify packets received without tags.
= 0, disable tag removal
Pin value during
reset:
P1_TAGRM
(port 1)
P2_TAGRM
(port 2)
P3_TAGRM
(port 3)
0
Priority enable
R/W
= 1, the port output queue is split into high and
low priority queues.
= 0, single output queue on the port. There is no
priority differentiation even though packets are
classified into high or low priority.
Pin value during
reset:
P1_TXQ2 (port
1)
P2_TXQ2 (port
2)
P3_TXQ2 (port
3)
Register 17 (0x11): Port 1 Control 1
Register 33 (0x21): Port 2 Control 1
Register 49 (0x31): Port 3 Control 1
Bit
Name
R/W
Description
Default
7
Sniffer port
R/W
= 1, Port is designated as sniffer port and will
transmit packets that are monitored.
= 0, Port is a normal port
0
6
Receive sniff
R/W
= 1, All the packets received on the port will be
marked as “monitored packets” and forwarded to
the designated “sniffer port”
= 0, no receive monitoring
0
5
Transmit sniff
R/W
= 1, All the packets transmitted on the port will be
marked as “monitored packets” and forwarded to
the designated “sniffer port”
= 0, no transmit monitoring
0
4
Double tag
R/W
= 1, All packets will be tagged with port default
tag of ingress port regardless of the original
packets are tagged or not
= 0, do not double tagged on all packets
0x0
3
Reserved
R/W
0x0
2-0
Port VLAN
membership
R/W
Define the port’s “ egress port VLAN
membership. Bit 2 stands for port 3, bit 1 for port
2 bit 0 for port 1. The Port can only communicate
within the membership. A ‘1’ includes a port in
the membership, a ‘0’ excludes a port from
membership.
Pin value during
reset:
For port 1,
(PV13, PV12, 1)
For port 2,
(PV23, 1, PV21)
For port 3, (1,
PV32, PV31)


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn