Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF HTML

KS8993M Datasheet(PDF) 48 Page - Micrel Semiconductor

Part No. KS8993M
Description  Integrated 3-Port 10/100 Managed Integrated 3-Port 10/100 Managed
Download  85 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  MICREL [Micrel Semiconductor]
Homepage  http://www.micrel.com
Logo 

KS8993M Datasheet(HTML) 48 Page - Micrel Semiconductor

Zoom Inzoom in Zoom Outzoom out
 48 / 85 page
background image
Micrel, Inc.
KS8993M/ML/MI
April 2005
48
M9999-041205
Register 1 (0x01): Chip ID1 / Start Switch
Bit
Name
R/W
Description
Default
7-4
Chip ID
RO
0x0 is assigned to M series. (93M)
0x0
3-1
Revision ID
RO
Revision ID
-
0
Start switch
RW
= 1, start the chip when external pins
(PS1, PS0) = (0,1) or (1,0) or (1,1).
Note: In (PS1, PS0) = (0, 0) mode, the chip will start
automatically after trying to read the external
EEPROM. If EEPROM does not exist, the chip will
use pin strapping and default values for all internal
registers. If EEPROM is present, the contents in the
EEPROM will be checked. The switch will check: (1)
Register 0 = 0x93, (2) Register 1 bits [7:4] = 0x0. If
this check is OK, the contents in the EEPROM will
override chip registers’ default values.
= 0, chip will not start when external pins
(PS1, PS0) = (0,1) or (1,0) or (1,1).
-
Register 2 (0x02): Global Control 0
Bit
Name
R/W
Description
Default
7
New back-off
Enable
R/W
New back-off algorithm designed for UNH
1 = Enable
0 = Disable
0x0
6-4
802.1p base
priority
R/W
Used to classify priority for incoming 802.1Q packets.
“user priority” is compared against this value.
>= : classified as high priority
<
: classified as low priority
0x4
3
Pass flow
control packet
R/W
= 1, switch will not filter 802.1x “flow control” packets
0x0
2
Buffer share
mode
R/W
= 1, buffer pool is shared by all ports. A port can use
more buffers when other ports are not busy.
= 0, a port is only allowed to use 1/3 of the buffer
pool.
0x1
1
Reserved
R/W
Reserved
0
0
Link change
age
R/W
= 1, link change from “link” to “no link” will cause fast
aging (<800us) to age
address table faster. After
an age cycle is complete, the age logic will return to
normal aging (about 200 sec).
Note: If any port is unplugged, all addresses will be
automatically aged out.
0


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn