Electronic Components Datasheet Search |
|
TLV320AIC31 Datasheet(PDF) 52 Page - Burr-Brown (TI) |
|
|
TLV320AIC31 Datasheet(HTML) 52 Page - Burr-Brown (TI) |
52 / 77 page www.ti.com TLV320AIC31 SLAS497A – AUGUST 2006 – REVISED SEPTERMBER 2006 Page 0 / Register 46: PGA_L to HPLOUT Volume Control Register BIT READ/ RESET DESCRIPTION WRITE VALUE D7 R/W 0 PGA_L Output Routing Control 0: PGA_L is not routed to HPLOUT 1: PGA_L is routed to HPLOUT D6-D0 R/W 0000000 PGA_L to HPLOUT Analog Volume Control For 7-bit register setting versus analog gain values, see Table 4 Page 0 / Register 47: DAC_L1 to HPLOUT Volume Control Register BIT READ/ RESET DESCRIPTION WRITE VALUE D7 R/W 0 DAC_L1 Output Routing Control 0: DAC_L1 is not routed to HPLOUT 1: DAC_L1 is routed to HPLOUT D6-D0 R/W 0000000 DAC_L1 to HPLOUT Analog Volume Control For 7-bit register setting versus analog gain values, see Table 4 Page 0 / Register 48: Reserved Register BIT READ/ RESET DESCRIPTION WRITE VALUE D7 R/W 00000000 Reserved. Do not write to this register. Page 0 / Register 49: PGA_R to HPLOUT Volume Control Register BIT READ/ RESET DESCRIPTION WRITE VALUE D7 R/W 0 PGA_R Output Routing Control 0: PGA_R is not routed to HPLOUT 1: PGA_R is routed to HPLOUT D6-D0 R/W 0000000 PGA_R to HPLOUT Analog Volume Control For 7-bit register setting versus analog gain values, see Table 4 Page 0 / Register 50: DAC_R1 to HPLOUT Volume Control Register BIT READ/ RESET DESCRIPTION WRITE VALUE D7 R/W 0 DAC_R1 Output Routing Control 0: DAC_R1 is not routed to HPLOUT 1: DAC_R1 is routed to HPLOUT D6-D0 R/W 0000000 DAC_R1 to HPLOUT Analog Volume Control For 7-bit register setting versus analog gain values, see Table 4 Page 0 / Register 51: HPLOUT Output Level Control Register BIT READ/ RESET DESCRIPTION WRITE VALUE D7-D4 R/W 0000 HPLOUT Output Level Control 0000: Output level control = 0-dB 0001: Output level control = 1-dB 0010: Output level control = 2-dB ... 1000: Output level control = 8-dB 1001: Output level control = 9-dB 1010–1111: Reserved. Do not write these sequences to these register bits. D3 R/W 0 HPLOUT Mute 0: HPLOUT is muted 1: HPLOUT is not muted D2 R/W 1 HPLOUT Power Down Drive Control 0: HPLOUT is weakly driven to a common-mode when powered down 1: HPLOUT is tri-stated with powered down 52 Submit Documentation Feedback |
Similar Part No. - TLV320AIC31_07 |
|
Similar Description - TLV320AIC31_07 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |