 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TLV320AIC31 Datasheet(PDF) 31 Page - Burr-Brown (TI) |
|
|
||||||||||||||||||||||||||||||
TLV320AIC31 Datasheet(HTML) 31 Page - Burr-Brown (TI) |
|
|
31 / 77 page  www.ti.com MICBIAS GENERATION ANALOG FULLY DIFFERENTIAL LINE OUTPUT DRIVERS VOLUME CONTROLS, MIXING PGA_L PGA_R DAC_L1 DAC_R1 DAC_L3 LEFT_LOP LEFT_LOM Gain=0dBto+9dB, Mute PGA_L PGA_R DAC_L1 DAC_R1 DAC_R3 RIGHT_LOP RIGHT_LOM Gain=0dBto+9dB, Mute DAC_L DAC_L1 DAC_L2 DAC_L3 DAC_R DAC_R1 DAC_R2 DAC_R3 STEREO AUDIO DAC VOLUME CONTROLS, MIXING TLV320AIC31 SLAS497A – AUGUST 2006 – REVISED SEPTERMBER 2006 In most cases, the analog input pins on the TLV320AIC31 should be ac-coupled to analog input sources, the only exception to this generally being if an ADC is being used for DC voltage measurement. The ac-coupling capacitor will cause a highpass filter pole to be inserted into the analog signal path, so the size of the capacitor must be chosen to move that filter pole sufficiently low in frequency to cause minimal effect on the processed analog signal. The input impedance of the analog inputs when selected for connection to an ADC PGA varies with the setting of the input level control, starting at approximately 20 k Ω with an input level control setting of 0-dB, and increasing to approximately 80-k Ω when the input level control is set at –12 dB. For example, using a 0.1 µF ac-coupling capacitor at an analog input will result in a highpass filter pole of 80 Hz when the 0 dB input level control setting is selected. The TLV320AIC31 includes a programmable microphone bias output voltage (MICBIAS), capable of providing output voltages of 2.0 V or 2.5 V (both derived from the on-chip bandgap voltage) with 4-mA output current drive. In addition, the MICBIAS may be programmed to be switched to AVDD directly through an on-chip switch, or it can be powered down completely when not needed, for power savings. This function is controlled by register programming in Page-0/Reg-25. The TLV320AIC31 has two fully differential line output drivers, each capable of driving a 10-k Ω differential load. The output stage design leading to the fully differential line output drivers is shown in Figure 29 and Figure 30. This design includes extensive capability to adjust signal levels independently before any mixing occurs, beyond that already provided by the PGA gain and the DAC digital volume control. The PGA_L/R signals refer to the outputs of the ADC PGA stages that are similarly passed around the ADC to the output stage. Note that since both left and right channel signals are routed to all output drivers, a mono mix of any of the stereo signals can easily be obtained by setting the volume controls of both left and right channel signals to –6 dB and mixing them. Undesired signals can also be disconnected from the mix as well through register control. Figure 29. Architecture of the Output Stage Leading to the Fully Differential Line Output Drivers 31 Submit Documentation Feedback |
Similar Part No. - TLV320AIC31_07 |
|
Similar Description - TLV320AIC31_07 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
