Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

IS23SC1604-P Datasheet(PDF) 4 Page - Integrated Silicon Solution, Inc

Part # IS23SC1604-P
Description  16-KBIT SECURED SERIAL EEPROM
Download  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ISSI [Integrated Silicon Solution, Inc]
Direct Link  http://www.issi.com
Logo ISSI - Integrated Silicon Solution, Inc

IS23SC1604-P Datasheet(HTML) 4 Page - Integrated Silicon Solution, Inc

  IS23SC1604-P Datasheet HTML 1Page - Integrated Silicon Solution, Inc IS23SC1604-P Datasheet HTML 2Page - Integrated Silicon Solution, Inc IS23SC1604-P Datasheet HTML 3Page - Integrated Silicon Solution, Inc IS23SC1604-P Datasheet HTML 4Page - Integrated Silicon Solution, Inc IS23SC1604-P Datasheet HTML 5Page - Integrated Silicon Solution, Inc IS23SC1604-P Datasheet HTML 6Page - Integrated Silicon Solution, Inc IS23SC1604-P Datasheet HTML 7Page - Integrated Silicon Solution, Inc IS23SC1604-P Datasheet HTML 8Page - Integrated Silicon Solution, Inc IS23SC1604-P Datasheet HTML 9Page - Integrated Silicon Solution, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 18 page
background image
4
Integrated Silicon Solution, Inc. — 1-800-379-4774
ADVANCEINFORMATION
Rev. 00E
04/10/03
IS23SC1604
ISSI®
IS23SC1604 OPERATIONS
Power-On Reset (POR)
When the supply voltage is first applied to the device,
the device initiates POR. All the internal flags are clear
(refer to Definition of IS23SC1604 Internal Flags), and
the internal address counter is reset to zero.
Reset
With CLK LOW, a HIGH-to-LOW transition at RST
resets the address counter to zero. After the falling edge
of RST, the device outputs the first bit of the memory on
I/O pin. The reset operation will have no effect on any
internal flags (see AC Test Load).
Addressing
Addressing is handled by an internal address counter
which is incremented on the falling edge of CLK. When
the counter continues to increment past 16383, the
counter will roll over back to zero. The counter can also
be cleared to zero by the reset operation.
Read
If read access to a memory bit is enabled, the state of
the bit can be read out of the device by incrementing
the address counter to the bit location. The device
outputs the state of the read bit on the I/O pin after the
falling edge of the last clock pulse that increments the
address counter to the read bit location. However, if the
read access to the memory bit is inhibited, the state of
the data bit will not be output and the I/O pin will be
placed in high-impedance state ‘1’ (see Reset Timing
Diagram).
Compare
Compare operation allows users to input the security/
erase key code for the security/erase key code valida-
tion for read/write/erase access to protected application
zones (refer to Security/Erase Key Code Validation
Operation).
The compare operation latches the user’s input Security/
Erase Key bit into the device at the rising edge of CLK
and the bit comparison is performed on the next falling
edge of CLK. The compare and read operations are
executed in the same manner. The device distinguishes
between the two operations by testing the address
counter for security/erase key code location and the
state of corresponding security/erase key code valid
comparison flag (see Read Timing Diagram).
Write
If write access to a memory bit is enabled, the content
of the bit can be written over with a ‘0’ value by perform-
ing the following sequence: select PGM (logic HIGH
state), input ‘0’ on the I/O pin, change CLK from LOW-
to-HIGH, deselect PGM (logic LOW state), wait for 5 ms
programming delay, and then bring CLK down from
HIGH-to-LOW to complete the write operation. The new
state of the bit will be output at the end of the write
operation after the falling edge of CLK for data verifica-
tion (see Compare Timing Diagram).
Erase
If erase access to a memory bit is enabled, the content
of the bit can be written over with a ‘1’ value with the
erase operation. Although erase is performed on single
bits, the erase operation writes FFH to the whole byte
which contains the erased bits because the memory is
organized into 8-bit bytes. The erase operation can be
executed by performing the following sequence: select
PGM (logic HIGH state), input ‘1’ on the I/O pin, change
CLK from LOW-to-HIGH, deselect PGM (logic LOW
state), wait for 5 msec programming delay, and then
bring CLK down from HIGH-to-LOW to complete the
erase operation. The new state of the bit will be output
at the end of the erase operation after the falling edge of
CLK for data verification (see Compare Timing Dia-
gram).


Similar Part No. - IS23SC1604-P

ManufacturerPart #DatasheetDescription
logo
Integrated Silicon Solu...
IS23SC4418 ISSI-IS23SC4418 Datasheet
68Kb / 12P
   1-KBYTE EEPROM WITH WRITE PROTECT FUNCTION AND PROGRAMMABLE SECURITY CODE (PSC)
IS23SC4428-X2 ISSI-IS23SC4428-X2 Datasheet
68Kb / 12P
   1-KBYTE EEPROM WITH WRITE PROTECT FUNCTION AND PROGRAMMABLE SECURITY CODE (PSC)
IS23SC4428-X2I ISSI-IS23SC4428-X2I Datasheet
68Kb / 12P
   1-KBYTE EEPROM WITH WRITE PROTECT FUNCTION AND PROGRAMMABLE SECURITY CODE (PSC)
IS23SC4428-X3 ISSI-IS23SC4428-X3 Datasheet
68Kb / 12P
   1-KBYTE EEPROM WITH WRITE PROTECT FUNCTION AND PROGRAMMABLE SECURITY CODE (PSC)
IS23SC4428-X3I ISSI-IS23SC4428-X3I Datasheet
68Kb / 12P
   1-KBYTE EEPROM WITH WRITE PROTECT FUNCTION AND PROGRAMMABLE SECURITY CODE (PSC)
More results

Similar Description - IS23SC1604-P

ManufacturerPart #DatasheetDescription
logo
STMicroelectronics
M24C16-W STMICROELECTRONICS-M24C16-W Datasheet
654Kb / 40P
   16-Kbit serial I2C bus EEPROM
Rev 11 - October 2020
M24164 STMICROELECTRONICS-M24164 Datasheet
135Kb / 21P
   16 Kbit Serial I2C BUS EEPROM
M24C16-WMN6P STMICROELECTRONICS-M24C16-WMN6P Datasheet
453Kb / 38P
   16 Kbit, 8 Kbit, 4 Kbit, 2 Kbit and 1 Kbit serial I짼C bus EEPROM
M24C04-BN6 STMICROELECTRONICS-M24C04-BN6 Datasheet
453Kb / 38P
   16 Kbit, 8 Kbit, 4 Kbit, 2 Kbit and 1 Kbit serial I짼C bus EEPROM
M24C04-WMN6 STMICROELECTRONICS-M24C04-WMN6 Datasheet
453Kb / 38P
   16 Kbit, 8 Kbit, 4 Kbit, 2 Kbit and 1 Kbit serial I짼C bus EEPROM
M24C04-WMN6P STMICROELECTRONICS-M24C04-WMN6P Datasheet
453Kb / 38P
   16 Kbit, 8 Kbit, 4 Kbit, 2 Kbit and 1 Kbit serial I짼C bus EEPROM
M24C16-RBN6P STMICROELECTRONICS-M24C16-RBN6P Datasheet
453Kb / 38P
   16 Kbit, 8 Kbit, 4 Kbit, 2 Kbit and 1 Kbit serial I짼C bus EEPROM
M24C16 STMICROELECTRONICS-M24C16_10 Datasheet
510Kb / 39P
   16 Kbit, 8 Kbit, 4 Kbit, 2 Kbit and 1 Kbit serial I짼C bus EEPROM
M24C04-FMC5TG STMICROELECTRONICS-M24C04-FMC5TG Datasheet
453Kb / 38P
   16 Kbit, 8 Kbit, 4 Kbit, 2 Kbit and 1 Kbit serial I짼C bus EEPROM
M24C16-RMN6P STMICROELECTRONICS-M24C16-RMN6P Datasheet
453Kb / 38P
   16 Kbit, 8 Kbit, 4 Kbit, 2 Kbit and 1 Kbit serial I짼C bus EEPROM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com