Electronic Components Datasheet Search |
|
ATMEGA164P_0702 Datasheet(PDF) 47 Page - ATMEL Corporation |
|
ATMEGA164P_0702 Datasheet(HTML) 47 Page - ATMEL Corporation |
47 / 408 page 47 8011D–AVR–02/07 ATmega164P/324P/644P 8.12 Register Description 8.12.1 SMCR – Sleep Mode Control Register The Sleep Mode Control Register contains control bits for power management. • Bits 3, 2, 1 – SM2:0: Sleep Mode Select Bits 2, 1, and 0 These bits select between the five available sleep modes as shown in Table 8-2. Note: 1. Standby modes are only recommended for use with external crystals or resonators. • Bit 0 – SE: Sleep Enable The SE bit must be written to logic one to make the MCU enter the sleep mode when the SLEEP instruction is executed. To avoid the MCU entering the sleep mode unless it is the programmer’s purpose, it is recommended to write the Sleep Enable (SE) bit to one just before the execution of the SLEEP instruction and to clear it immediately after waking up. Bit 7 6 543210 0x33 (0x53) –– –– SM2 SM1 SM0 SE SMCR Read/Write RRRR R/W R/W R/W R/W Initial Value 0 0 000000 Table 8-2. Sleep Mode Select SM2 SM1 SM0 Sleep Mode 000 Idle 0 0 1 ADC Noise Reduction 010 Power-down 011 Power-save 100 Reserved 101 Reserved 110 Standby(1) 1 1 1 Extended Standby(1) |
Similar Part No. - ATMEGA164P_0702 |
|
Similar Description - ATMEGA164P_0702 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |