Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

TLC5945 Datasheet(PDF) 15 Page - Texas Instruments

Click here to check the latest version.
Part No. TLC5945
Description  16-CHANNEL LED DRIVER WITH DOT CORRECTION AND GRAYSCALE PWM CONTROL
Download  29 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  TI [Texas Instruments]
Homepage  http://www.ti.com
Logo 

TLC5945 Datasheet(HTML) 15 Page - Texas Instruments

Zoom Inzoom in Zoom Outzoom out
 15 / 29 page
background image
www.ti.com
DC0.0
95
DC1.0
89
DC15.0
5
DC15.5
0
DC0.5
90
DC14.5
6
MSB
LSB
DCOUT15
DCOUT0
DCOUT14 − DCOUT1
tsu1
DC n
MSB
DC n
MSB−1
DC n
MSB−2
DC n
LSB+1
DC n
LSB
DC n
MSB
DC n+1
MSB
DC n+1
MSB−1
DC n
MSB−1
DC n
MSB−2
DC n−1
LSB
DC n−1
LSB+1
DC n−1
MSB
DC n−1
MSB−1
DC n−1
MSB−2
1
2
3
95
96
1
2
SCLK
SOUT
SIN
MODE
XLAT
DC Mode Data
Input Cycle n
DC Mode Data
Input Cycle n+1
VCC
twh0
twl0
DC n−1
LSB
twh2
th1
SETTING GRAYSCALE
Brightness in % +
GSn
4095
100
(9)
TLC5945
SLVS755 – MARCH 2007
Figure 9 shows the dot correction data packet format which consists of 6 bits x 16 channel, total 96 bits. The
format is Big-Endian format. This means that the MSB is transmitted first, followed by the MSB-1, etc. The DC
15.5 in Figure 9 stands for the 5th-most significant bit for output 15.
Figure 9. Dot Correction Data Packet Format
When MODE is set to VCC, the TLC5945 enters the dot correction data input mode. The length of input shift
register becomes 96bits. After all serial data are shifted in, the TLC5945 writes the data in the input shift register
to DC register when XLAT is high, and holds the data in the DC register when XLAT is low. The DC register is a
level triggered latch of XLAT signal. Since XLAT is a level-triggered signal, SCLK and SIN must not be changed
while XLAT is high. After XLAT goes low, data in the DC register is latched and does not change. BLANK signal
does not need to be high to latch in new data. When XLAT goes high, the new dot-correction data immediately
becomes valid and changes the output currents if BLANK is low. XLAT has setup time (tsu1) and hold time (th1)
to SCLK as shown in Figure 6.
To input data into the dot correction register, MODE must be set to VCC. The internal input shift register is then
set to 96-bit width. After all serial data are clocked in, a rising edge of XLAT is used to latch the data into the dot
correction register. Figure 10 shows the dc data input timing chart.
Figure 10. Dot Correction Data Input Timing Chart
The TLC5945 can adjust the brightness of each channel OUTn using a PWM control scheme. The use of 12 bits
per channel results in 4096 different brightness steps, from 0% to 100% brightness. Equation 9 determines the
brightness level for each output n:
where:
GSn = the programmed grayscale value for output n (GSn = 0 to 4095)
15
Submit Documentation Feedback


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn