Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

ISL6273 Datasheet(PDF) 6 Page - Intersil Corporation

Part No. ISL6273
Description  1.2A Low Quiescent Current 1.5MHz High Efficiency Synchronous Buck Regulator
Download  12 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  INTERSIL [Intersil Corporation]
Homepage  http://www.intersil.com/cda/home
Logo 

ISL6273 Datasheet(HTML) 6 Page - Intersil Corporation

Zoom Inzoom in Zoom Outzoom out
 6 / 12 page
background image
6
FN9256.0
March 7, 2006
Pin Descriptions
PVIN
Input supply voltage. Connect a 10
µF ceramic capacitor to
power ground.
VCC
Supply voltage for internal analog and digital control circuits,
delivered from PVIN. Bypass with 0.1
µF ceramic capacitor to
signal ground.
EN
Regulator enable pin. Enable the output when driven to high.
Shutdown the chip and discharge output capacitor when
driven to low. Do not leave this pin floating.
POR
200ms timer output. At power up or EN HI, this output is a
200ms delayed Power-Good signal for the output voltage.
This output can be reset by a low RSI signal. 200ms starts
when RSI goes to high.
MODE
Mode Selection pin. Connect to logic high or input voltage
VCC for low IQ mode; connect to logic low or ground for
forced PWM mode. Do not leave this pin floating.
PHASE
Switching node connection. Connect to one terminal of
inductor.
PGND
Power ground. Connect all power grounds to this pin
SGND
Analog ground. SGND and PGND should only have one
point connection.
FB
Buck regulator output feedback. Connect to the output
through a resistor divider for adjustable output voltage
(ISL6273-ADJ). For preset output voltage, connect this pin to
the output.
RSI
This input resets the 200ms timer. When the output voltage
is within the PGOOD window, an internal timer is started and
generates a POR signal 200ms later when RSI is low. A low
RSI resets POR and RSI high to low transition restarts the
internal counter if the output voltage is within the window,
otherwise the counter is reset by the output voltage
condition.
Exposed Pad
The exposed pad must be connected to the PGND pin for
proper electrical performance. The exposed pad must also
be connected to as much as possible for optimal thermal
performance.
FIGURE 13. TRANSIENT LOAD TEST (PFM & PWM VIN = 3.6V;
VO = 1.6V; IO = 0A~1A)
FIGURE 14. LOAD TRANSIENT IN PWM MODE (VIN = 3.6V;
VO = 1.6V; IO = 0A~1A)
Typical Operating Performance (Continued)
ISL6273


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn