Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

ISL6310 Datasheet(PDF) 15 Page - Intersil Corporation

Part No. ISL6310
Description  Two-Phase Buck PWM Controller with High Current Integrated MOSFET Drivers
Download  27 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  INTERSIL [Intersil Corporation]
Homepage  http://www.intersil.com/cda/home
Logo 

ISL6310 Datasheet(HTML) 15 Page - Intersil Corporation

Zoom Inzoom in Zoom Outzoom out
 15 / 27 page
background image
15
FN9209.3
December 12, 2006
2. The voltage on ENLL must be above 0.66V. The EN input
allows for power sequencing between the controller bias
voltage and another voltage rail. The enable comparator
holds the ISL6310 in shutdown until the voltage at ENLL
rises above 0.66V. The enable comparator has 100mV of
hysteresis to prevent bounce.
3. The driver bias voltage applied at the PVCC pins must
reach the internal power-on reset (POR) rising threshold.
In order for the ISL6310 to begin operation, PVCC is the
only pin that is required to have a voltage applied that
exceeds POR. Hysteresis between the rising and falling
thresholds assure that once enabled, the ISL6310 will not
inadvertently turn off unless the PVCC bias voltage drops
substantially (see See “Recommended Operating
Conditions, Unless Otherwise Specified.” on page 5.)
When each of these conditions is true, the controller
immediately begins the soft-start sequence.
Soft-Start
During soft-start, the DAC voltage ramps linearly from zero
to the programmed level. The PWM signals remain in the
high-impedance state until the controller detects that the
ramping DAC level has reached the output-voltage level.
This protects the system against the large, negative inductor
currents that would otherwise occur when starting with a pre-
existing charge on the output as the controller attempted to
regulate to zero volts at the beginning of the soft-start cycle.
The Output soft-start time, TSS, begins with a delay period
equal to 64 switching cycles after the ENLL has exceeded its
POR level, followed by a linear ramp with a rate determined
by the switching period, 1/FSW.
For example, a regulator with 450kHz switching frequency
having REF voltage set to 1.2V has TSS equal to 3.55ms.
A 100mV offset exists on the remote-sense amplifier at the
beginning of soft-start and ramps to zero during the first 640
cycles of soft-start (704 cycles following enable). This
prevents the large inrush current that would otherwise occur
should the output voltage start out with a slight negative
bias.
During the first 640 cycles of soft-start (704 cycles following
enable) the DAC voltage increments the reference in 25mV
steps. The remainder of soft-start sees the DAC ramping
with 12.5mV steps.
The ISL6310 also has the ability to start up into a pre-
charged output as shown in Figure 12, without causing any
unnecessary disturbance. The FB pin is monitored during
soft-start, and should it be higher than the equivalent internal
ramping reference voltage, the output drives hold both
MOSFETs off. Once the internal ramping reference exceeds
the FB pin potential, the output drives are enabled, allowing
the output to ramp from the pre-charged level to the final
level dictated by the reference setting. Should the output be
pre-charged to a level exceeding the reference setting, the
output drives are enabled at the end of the soft-start period,
leading to an abrupt correction in the output voltage down to
the “reference set” level.
Fault Monitoring and Protection
The ISL6310 actively monitors output voltage and current to
detect fault conditions. Fault monitors trigger protective
measures to prevent damage to the sensitive load. One
common power good indicator is provided for linking to
external system monitors. The schematic in Figure 13
outlines the interaction between the fault monitors and the
power good signal.
FIGURE 11. POWER SEQUENCING USING THRESHOLD-
SENSITIVE ENABLE (ENLL) FUNCTION
-
+
0.66V
EXTERNAL CIRCUIT
ISL6310 INTERNAL CIRCUIT
ENLL
+12V
POR
CIRCUIT
10.7k
Ω
1.40k
Ω
ENABLE
COMPARATOR
SOFT-START
AND
FAULT LOGIC
VCC
PVCC
T
SS
64
DAC
+
1280
F
SW
--------------------------------------------
=
(EQ. 12)
FIGURE 12. SOFT-START WAVEFORMS FOR ISL6310-BASED
MULTI-PHASE CONVERTER
ENLL (5V/DIV)
VOUT (0.5V/DIV)
GND>
T1
GND>
T2
T3
OUTPUT PRECHARGED
BELOW DAC LEVEL
OUTPUT PRECHARGED
ABOVE DAC LEVEL
ISL6310


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn