Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

ADS5547IRGZTG4 Datasheet(PDF) 46 Page - Texas Instruments

Click here to check the latest version.
Part # ADS5547IRGZTG4
Description  14-BIT, 210 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
Download  57 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

ADS5547IRGZTG4 Datasheet(HTML) 46 Page - Texas Instruments

Back Button ADS5547IRGZTG4 Datasheet HTML 42Page - Texas Instruments ADS5547IRGZTG4 Datasheet HTML 43Page - Texas Instruments ADS5547IRGZTG4 Datasheet HTML 44Page - Texas Instruments ADS5547IRGZTG4 Datasheet HTML 45Page - Texas Instruments ADS5547IRGZTG4 Datasheet HTML 46Page - Texas Instruments ADS5547IRGZTG4 Datasheet HTML 47Page - Texas Instruments ADS5547IRGZTG4 Datasheet HTML 48Page - Texas Instruments ADS5547IRGZTG4 Datasheet HTML 49Page - Texas Instruments ADS5547IRGZTG4 Datasheet HTML 50Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 57 page
background image
www.ti.com
DEFINITION OF SPECIFICATIONS
Analog Bandwidth
Aperture Delay
Aperture Uncertainty (Jitter)
Clock Pulse Width/Duty Cycle
Maximum Conversion Rate
Minimum Conversion Rate
Differential Nonlinearity (DNL)
Integral Nonlinearity (INL)
Gain Error
Offset Error
Temperature Drift
ADS5547
SLWS192A – NOVEMBER 2006 – REVISED MAY 2007
The analog input frequency at which the power of the fundamental is reduced by 3 dB with respect to the low
frequency value.
The delay in time between the rising edge of the input sampling clock and the actual time at which the sampling
occurs.
The sample-to-sample variation in aperture delay.
The duty cycle of a clock signal is the ratio of the time the clock signal remains at a logic high (clock pulse width)
to the period of the clock signal. Duty cycle is typically expressed as a percentage. A perfect differential
sine-wave clock results in a 50% duty cycle.
The maximum sampling rate at which certified operation is given. All parametric testing is performed at this
sampling rate unless otherwise noted.
The minimum sampling rate at which the ADC functions.
An ideal ADC exhibits code transitions at analog input values spaced exactly 1 LSB apart. The DNL is the
deviation of any single step from this ideal value, measured in units of LSBs
The INL is the deviation of the ADC’s transfer function from a best fit line determined by a least squares curve fit
of that transfer function, measured in units of LSBs.
The gain error is the deviation of the ADC’s actual input full-scale range from its ideal value. The gain error is
given as a percentage of the ideal input full-scale range.
The offset error is the difference, given in number of LSBs, between the ADC’s actual average idle channel
output code and the ideal average idle channel output code. This quantity is often mapped into mV.
The temperature drift coefficient (with respect to gain error and offset error) specifies the change per degree
Celsius of the parameter from TMIN to TMAX. It is calculated by dividing the maximum deviation of the parameter
across the TMIN to TMAX range by the difference TMAX–TMIN.
46
Submit Documentation Feedback


Similar Part No. - ADS5547IRGZTG4

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
ADS5547IRGZT TI-ADS5547IRGZT Datasheet
1Mb / 50P
[Old version datasheet]   14-BIT, 210 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
More results

Similar Description - ADS5547IRGZTG4

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
ADS5547 TI-ADS5547 Datasheet
1Mb / 50P
[Old version datasheet]   14-BIT, 210 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
ADS5527 TI-ADS5527 Datasheet
1Mb / 49P
[Old version datasheet]   12-BIT, 210 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
ADS5527 TI-ADS5527_07 Datasheet
1Mb / 57P
[Old version datasheet]   12-BIT, 210 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
ADS5546 TI-ADS5546 Datasheet
1Mb / 50P
[Old version datasheet]   14-BIT, 190 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
ADS5545 TI1-ADS5545_13 Datasheet
2Mb / 59P
[Old version datasheet]   14-BIT, 170 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
ADS62P49 TI-ADS62P49 Datasheet
2Mb / 76P
[Old version datasheet]   Dual Channel 14-/12-Bit, 250-/210-MSPS ADC With DDR LVDS and Parallel CMOS Outputs
ADS62P49 TI-ADS62P49_1 Datasheet
2Mb / 77P
[Old version datasheet]   Dual Channel 14-/12-Bit, 250-/210-MSPS ADC With DDR LVDS and Parallel CMOS Outputs
ADS6142-HT TI1-ADS6142-HT Datasheet
970Kb / 49P
[Old version datasheet]   14-BITS, 65 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
ADS6149 TI-ADS6149 Datasheet
2Mb / 68P
[Old version datasheet]   14/12-Bit, 250/210 MSPS ADCs With DDR LVDS and Parallel CMOS Outputs
ADS6149 TI1-ADS6149_14 Datasheet
2Mb / 71P
[Old version datasheet]   14/12-Bit, 250/210 MSPS ADCs With DDR LVDS and Parallel CMOS Outputs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com