Electronic Components Datasheet Search
  English  ▼

Delete All


Preview PDF Download HTML

ISL65426 Datasheet(PDF) 18 Page - Intersil Corporation

Part No. ISL65426
Description  6A Dual Synchronous Buck Regulator with Integrated MOSFETs
Download  22 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  INTERSIL [Intersil Corporation]
Homepage  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

ISL65426 Datasheet(HTML) 18 Page - Intersil Corporation

Back Button ISL65426_07 Datasheet HTML 14Page - Intersil Corporation ISL65426_07 Datasheet HTML 15Page - Intersil Corporation ISL65426_07 Datasheet HTML 16Page - Intersil Corporation ISL65426_07 Datasheet HTML 17Page - Intersil Corporation ISL65426_07 Datasheet HTML 18Page - Intersil Corporation ISL65426_07 Datasheet HTML 19Page - Intersil Corporation ISL65426_07 Datasheet HTML 20Page - Intersil Corporation ISL65426_07 Datasheet HTML 21Page - Intersil Corporation ISL65426_07 Datasheet HTML 22Page - Intersil Corporation  
Zoom Inzoom in Zoom Outzoom out
 18 / 22 page
background image
February 21, 2007
Undervoltage Protection
Separate hysteretic comparators monitor the feedback pin
(FB) of each converter channel. The feedback voltage is
compared to a set undervoltage (UV) threshold based on the
output voltage selected. Once one of the comparators trip,
indicating a valid UV condition, a 4-bit UV counter
increments. If both channel comparators detect an UV
condition during the same switching cycle, the 4-bit counter
increments twice. Once the 4-bit counter overflows, the UV
protection logic shuts down both regulators.
The comparator is reset if the feedback voltage rises back
up above the UV threshold plus a specified amount of
hysteresis outlined in the Electrical Specification Table. If
both converter channels experience an UV condition and
one rises back within regulation, then the counter continues
to progress toward overflow.
Overvoltage Response
If the output voltage exceeds the overvoltage (OV) level for
the power good signal, the controller will fight this condition
by actively trying to regulate the output voltage back down to
the reference level. This method of fighting the rise in output
voltage is limited by the reverse current capability of the total
number of power blocks associated with the output. The
approximate reverse current capability of each power block
is 0.5A. The power good signal will drop indicating the output
voltage is out of specification. This signal will not transition
high again until the output voltage has dropped below the
falling PGOOD OV threshold.
Overcurrent Protection
A pilot device is integrated into the upper device structure of
each master power block. The pilot device samples current
through the master power block upper device each cycle. This
Channel current feedback is scaled based on the state of the
ISET1 and ISET2 pins. The Channel current information is
compared to an overcurrent (OC) limit based on the power
block configuration. Each 1A power block tied to the master
power block increases the OC limit by 2A. For example, if
both masters have two slaves associated with each of them
then the OC limit for each output is 6A for a 3A configuration.
If the sampled current exceeds the OC threshold, a 4-bit OC
up/down counter increments by one LSB. If the sampled
current falls below the OC threshold before the counter
overflows, the counter is reset. If both regulators experience
an OC event during the same cycle, the counter increments
twice. Once the OC counter reaches 1111, both channels are
shutdown. If both channels fall below the over-current limit
during the same cycle, the OC counter is reset.
Once in shutdown, the controller enters a delay interval,
equivalent to the SS interval, allowing the die to cool. The
OC counter is reset entering the delay interval. The
protection logic initiates a normal SS internal once the delay
interval ends. If the outputs both successfully soft-start, the
power good signal goes high and normal operation
continues. If OC conditions continue to exist during the SS
interval, the OC counter must overflow before the controller
shutdowns both outputs again. This hiccup mode continues
indefinitely until both outputs soft-start successfully.
Note: It is recommended to add a small Schottky diode, part
number MBR0520, from LX1 to PGND and from LX5 to
PGND to avoid server negative ringing that can disturb the
OC counter.
Thermal Monitor
Thermal-overload protection limits total power dissipation in
the ISL65426. An internal thermal sensor monitors die
temperature continuously. If controller junction temperature
exceeds +150°C, the thermal monitor commands the POR
circuitry to shutdown both channels and latch-off. The POR
latch is reset by cycling VCC to the controller.
Component Selection Guide
This design guide is intended to provide a high-level
explanation of the steps necessary to create a power
converter. It is assumed the reader is familiar with many of
the basic skills and techniques referenced below. In addition
to this guide, Intersil provides a complete reference design
that includes schematic, bill of material, and example board
Output Filter Design
The output inductor and the output capacitor bank together
form a low-pass filter responsible for smoothing the pulsating
voltage at the phase node. The output filter also must
provide the transient energy until the regulator can respond.
Because it has a low bandwidth compared to the switching
frequency, the output filter limits the system transient
response. The output capacitors must supply or sink load
current while the current in the output inductors increases or
decreases to meet the demand. The output filter is usually
the most costly part of the circuit. Output filter design begins
with minimizing the cost of these components.
The critical load parameters in choosing the output capacitors
are the maximum size of the load step (
ΔI), the load-current
slew rate (di/dt), and the maximum allowable output voltage
deviation under transient loading (
MAX). Capacitors are
characterized according to their capacitance, ESR (Equivalent
Series Resistance), and ESL (Equivalent Series Inductance).
At the beginning of the load transient, the output capacitors
supply all of the transient current. The output voltage will initially
deviate by an amount approximated by the voltage drop across
the ESL. As the load current increases, the voltage drop across
the ESR increases linearly until the load current reaches its final
value. The capacitors selected must have sufficiently low ESL
and ESR so that the total output voltage deviation is less than
the allowable maximum. Neglecting the contribution of inductor
current and regulator response, the output voltage initially
deviates by an amount shown in Equation 4.

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22 

Datasheet Download

Go To PDF Page

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn