Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

DM74ALS874B Datasheet(PDF) 1 Page - Fairchild Semiconductor

Part No. DM74ALS874B
Description  Dual 4-Bit D-Type Edge-Triggered Flip-Flop with 3-STATE Outputs
Download  6 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FAIRCHILD [Fairchild Semiconductor]
Direct Link  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

DM74ALS874B Datasheet(HTML) 1 Page - Fairchild Semiconductor

  DM74ALS874B_01 Datasheet HTML 1Page - Fairchild Semiconductor DM74ALS874B_01 Datasheet HTML 2Page - Fairchild Semiconductor DM74ALS874B_01 Datasheet HTML 3Page - Fairchild Semiconductor DM74ALS874B_01 Datasheet HTML 4Page - Fairchild Semiconductor DM74ALS874B_01 Datasheet HTML 5Page - Fairchild Semiconductor DM74ALS874B_01 Datasheet HTML 6Page - Fairchild Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 1 / 6 page
background image
© 2001 Fairchild Semiconductor Corporation
DS006244
www.fairchildsemi.com
April 1984
Revised July 2001
DM74ALS874B
Dual 4-Bit D-Type Edge-Triggered Flip-Flop
with 3-STATE Outputs
General Description
This dual 4-bit register features totem-pole 3-STATE out-
puts designed specifically for driving highly-capacitive or
relatively low-impedance loads. The high-impedance state
and increased high-logic-level drive provide this register
with the capability of being connected directly to and driv-
ing the bus lines in a bus-organized system without need
for interface or pull-up components. It is particularly attrac-
tive for implementing buffer registers, I/O ports, bidirec-
tional bus drivers, and working registers.
The eight flip-flops of the DM74ALS874B are edge-trig-
gered D-type flip-flops. On the positive transition of the
clock, the Q outputs will be set to the logic states that were
set up at the D inputs.
A buffered output control input can be used to place the
eight outputs in either a normal logic state (HIGH or LOW
logic levels) or a high-impedance state. In the high-imped-
ance state the outputs neither load nor drive the bus lines
significantly.
The output control does not affect the internal operation of
the flip-flops. That is, the old data can be retained or new
data can be entered even while the outputs are OFF.
Features
s Switching specifications at 50 pF
s Switching specifications guaranteed over full tempera-
ture and VCC range
s Advanced oxide-isolated, ion-implanted Schottky TTL
process
s 3-STATE buffer-type outputs drive bus lines directly
s Space saving 300 mil wide package
s Asynchronous clear
Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
Order Number
Package Number
Package Description
DM74ALS874BWM
M24B
24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
DM74ALS874BNT
N24C
24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide


Html Pages

1  2  3  4  5  6 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn