Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

AM70PDL127BDH Datasheet(PDF) 17 Page - SPANSION

Part # AM70PDL127BDH
Description  2 x 64 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-Only Page Mode Flash Memory Data Storage 128 Megabit (8 M x 16-Bit) CMOS
Download  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SPANSION [SPANSION]
Direct Link  http://www.spansion.com
Logo SPANSION - SPANSION

AM70PDL127BDH Datasheet(HTML) 17 Page - SPANSION

Back Button AM70PDL127BDH Datasheet HTML 13Page - SPANSION AM70PDL127BDH Datasheet HTML 14Page - SPANSION AM70PDL127BDH Datasheet HTML 15Page - SPANSION AM70PDL127BDH Datasheet HTML 16Page - SPANSION AM70PDL127BDH Datasheet HTML 17Page - SPANSION AM70PDL127BDH Datasheet HTML 18Page - SPANSION AM70PDL127BDH Datasheet HTML 19Page - SPANSION AM70PDL127BDH Datasheet HTML 20Page - SPANSION AM70PDL127BDH Datasheet HTML 21Page - SPANSION Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 128 page
background image
November 25, 2003
Am70PDL127BDH/Am70PDL129BDH
15
AD VAN C E
INFORM ATION
Requirements for Reading Array Data
To read array data from the outputs, the system must
drive the OE# and appropriate CE#f1/CE#f2 (PDL129
only) pins to V
IL. CE#f1 and CE#f2 are the power con-
trol and for PDL129 select the lower (CE#f1) or upper
(CE#f2) halves of the device. OE# is the output control
and gates array data to the output pins. WE# should
remain at V
IH.
The internal state machine is set for reading array data
upon device power-up, or after a hardware reset. This
ensures that no spurious alteration of the memory
content occurs during the power transition. No com-
mand is necessary in this mode to obtain array data.
Standard microprocessor read cycles that assert valid
addresses on the device address inputs produce valid
data on the device data outputs. Each bank remains
enabled for read access until the command register
contents are altered.
Refer to the Flash AC Characteristics table for timing
specifications and to Figure 12 for the timing diagram.
I
CC1 in the DC Characteristics table represents the ac-
tive current specification for reading array data.
Random Read (Non-Page Read)
Address access time (t
ACC) is equal to the delay from
stable addresses to valid output data. The chip enable
access time (t
CE) is the delay from the stable ad-
dresses and stable CE#f1 to valid data at the output
inputs. The output enable access time is the delay
from the falling edge of the OE# to valid data at the
output inputs (assuming the addresses have been sta-
ble for at least t
ACC–tOE time).
Page Mode Read
The device is capable of fast page mode read and is
compatible with the page mode Mask ROM read oper-
ation. This mode provides faster read access speed
for random locations within a page. Address bits
A22–A3 (A21–A3 for PDL129) select an 8-word page,
and address bits A2–A0 select a specific word within
that page. This is an asynchronous operation with the
microprocessor supplying the specific word location.
The random or initial page access is t
ACC or tCE and
subsequent page read accesses (as long as the loca-
tions specified by the microprocessor fall within that
page) are t
PACC. When CE#f1 and CE#f2 (PDL129
only) are deasserted (CE#f1=CE#f2=V
IH), the reasser-
tion of CE#f1 or CE#f2 (PDL129 only) for subsequent
access has access time of t
ACC or tCE. Here again,
CE#f1/CE#f2 (PDL129 only) selects the device and
OE# is the output control and should be used to gate
data to the output inputs if the device is selected. Fast
p age mode accesse s are obt ained by kee ping
A22–A3 (A21–A3 for PDL129) constant and changing
A2 to A0 to select the specific word within that page.
Table 2.
Page Select
Simultaneous Operation
In addition to the conventional features (read, pro-
gram, erase-suspend read, and erase-suspend pro-
gram), the device is capable of reading data from one
bank of memory while a program or erase operation is
in progress in another bank of memory (simultaneous
operation), The bank can be selected by bank ad-
dresses (A22–A20) (A21–A20 for PDL129) with zero
latency.
The simultaneous operation can execute multi-func-
tion mode in the same bank.
Table 3.
Bank Select (PDL129H)
Table 4.
Bank Select (PDL127H)
Word
A2
A1
A0
Word 0
000
Word 1
001
Word 2
010
Word 3
011
Word 4
100
Word 5
101
Word 6
110
Word 7
111
Bank
CE#f1
CE#f2
A21–A20
Bank 1A
0
1
00, 01, 10
Bank 1B
0
1
11
Bank 2A
1
0
00
Bank 2B
1
0
01, 10, 11
Bank
A22–A20
Bank A
000
Bank B
001, 010, 011
Bank C
100, 101, 110
Bank D
111


Similar Part No. - AM70PDL127BDH

ManufacturerPart #DatasheetDescription
logo
SPANSION
AM70PDL127BDH66I SPANSION-AM70PDL127BDH66I Datasheet
2Mb / 128P
   Stacked Multi-Chip Package (MCP/XIP) Flash Memory, Data storage MirrorBit Flash, and pSRAM (XIP)
AM70PDL127BDH85I SPANSION-AM70PDL127BDH85I Datasheet
2Mb / 128P
   Stacked Multi-Chip Package (MCP/XIP) Flash Memory, Data storage MirrorBit Flash, and pSRAM (XIP)
More results

Similar Description - AM70PDL127BDH

ManufacturerPart #DatasheetDescription
logo
Advanced Micro Devices
AM70PDL127CDH AMD-AM70PDL127CDH Datasheet
1Mb / 127P
   2 x 64 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-Only Page Mode Flash Memory Data Storage 128 Megabit (8 M x 16-Bit) CMOS
AM29PLI60C AMD-AM29PLI60C Datasheet
987Kb / 44P
   16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only High Performance Page Mode Flash Memory
AM29PL160C AMD-AM29PL160C_06 Datasheet
843Kb / 44P
   16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only High Performance Page Mode Flash Memory
logo
Eon Silicon Solution In...
EN29GL128H EON-EN29GL128H_10 Datasheet
747Kb / 54P
   128 Megabit (16384K x 8-bit / 8192K x 16-bit) Flash Memory Page mode Flash Memory, CMOS 3.0 Volt-only
EN29GL128H EON-EN29GL128H Datasheet
746Kb / 54P
   128 Megabit (16384K x 8-bit / 8192K x 16-bit) Flash Memory Page mode Flash Memory, CMOS 3.0 Volt-only
EN29GL128HL EON-EN29GL128HL Datasheet
783Kb / 54P
   128 Megabit (16384K x 8-bit / 8192K x 16-bit) Flash Memory Page mode Flash Memory, CMOS 3.0 Volt-only
EN29GL064 EON-EN29GL064_11 Datasheet
838Kb / 64P
   64 Megabit (8192K x 8-bit / 4096K x 16-bit) Flash Memory Page mode Flash Memory, CMOS 3.0 Volt-only
EN29GL064ATB EON-EN29GL064ATB Datasheet
679Kb / 58P
   64 Megabit (8192K x 8-bit / 4096K x 16-bit) Flash Memory Page mode Flash Memory, CMOS 3.0 Volt-only
EN29GL064AT EON-EN29GL064AT Datasheet
678Kb / 58P
   64 Megabit (8192K x 8-bit / 4096K x 16-bit) Flash Memory Page mode Flash Memory, CMOS 3.0 Volt-only
logo
SPANSION
AM49DL640BH SPANSION-AM49DL640BH Datasheet
1Mb / 63P
   64 Megabit (8 M x 8-Bit/4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com