Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF HTML

HMP8170 Datasheet(PDF) 5 Page - Intersil Corporation

Part No. HMP8170
Description  NTSC/PAL Video Encoder
Download  33 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  INTERSIL [Intersil Corporation]
Homepage  http://www.intersil.com/cda/home
Logo 

HMP8170 Datasheet(HTML) 5 Page - Intersil Corporation

 
Zoom Inzoom in Zoom Outzoom out
 5 / 33 page
background image
5
Video Timing Control
The pixel input data and the output video timing of the
HMP8170 are at 50 or 59.94 fields per second interlaced.
The timing is controlled by the BLANK, HSYNC, VSYNC,
FIELD, and CLK2 pins.
HSYNC, VSYNC, and Field Timing
The leading edge of HSYNC indicates the beginning of a
horizontal sync interval. If HSYNC is an output, it is asserted
for about 4.7
µs. If HSYNC is an input, it must be active for at
least two CLK2 periods. The width of the analog horizontal
sync tip is determined from the video standard and does not
depend on the width of HSYNC.
The leading edge of VSYNC indicates the beginning of a
vertical sync interval. If VSYNC is an output, it is asserted for
3 scan lines in (MM) NTSC and (M, N) PAL modes or 2.5
scan lines in (B, D, G, H, I, NC) PAL modes. If VSYNC is an
input, it must be asserted for at least two CLK2 periods.
When HSYNC and VSYNC are configured as outputs, their
leading edges will occur simultaneously at the start of an odd
field. At the start of an even field, the leading edge of
VSYNC occurs in the middle of the line.
When HSYNC and VSYNC are configured as inputs, the
HMP8170 provides a programmable HSYNC window for
determining FIELD. The window is specified with respect to
the leading or trailing edge of VSYNC. The edge is selected
in the field control register. When HSYNC is found inside the
window, then the encoder sets FIELD to the value specified
in the field control register.
The HMP8170 provides programmable timing for the
VSYNC input. At the active edge of VSYNC, the encoder
resets its vertical half-line counter to the value specified by
the field control register. This allows the input and output
syncs to be offset, although the data must still be aligned.
The FIELD signal is always an output and changes state
near each leading edge of VSYNC. The delay between the
syncs and FIELD depends on the encoder’s operating mode
as summarized in Table 4. In modes in which the encoder
uses CLK to gate its inputs and outputs, the FIELD signal
may be delayed 0-12 additional CLK2 periods.
Figure 4 illustrates the HSYNC, VSYNC, and FIELD general
timing for (M) NTSC and (M, N) PAL. Figure 5 illustrates the
general timing for (B, D, G, H, I, NC) PAL. In the figures, all
the signals are shown active low (their reset state), and
FIELD is low during odd fields.
FIGURE 3. PIXEL INPUT TIMING - BT.656
Cb 2
Y 2
Cr 2
Y 3
Cb 4
Y 4
CLK2
P8-P15
"FF"
"00"
BLANK
(OUTPUT)
"00"
EAV
"10"
"10"
"80"
TABLE 3. BT.656 EAV AND SAV SEQUENCES
PIXEL INPUT
P15
P14
P13
P12
P11
P10
P9
P8
Preamble Word 1
1111
1111
Preamble Word 2
0000
0000
Preamble Word 3
0000
0000
Status Word
1
F
V
H
P3
P2
P1
P0
NOTES:
F: 0 = Field 1; 1 = Field 2
V: 0 = Active Line; 1 = Vertical Blanking
H: 0 = Start Active Video; 1 = End Active Video
P3 - P0: Protection bits; Ignored
TABLE 4. FIELD OUTPUT TIMING
OPERATING MODE
CLK2
DELAY
COMMENTS
SYNC I/O
DIRECTION
BLANK I/O
DIRECTION
Input
Input
148
FIELD lags VSYNC
switching from odd to
even.
FIELD lags the earlier of
VSYNC and HSYNC
when syncs are aligned
when switching from
even to odd.
Input
Output
138
FIELD lags VSYNC.
Output
Don’t Care 32
FIELD leads VSYNC.
HMP8170


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33 


Datasheet Download



Related Electronics Part Number

Part NumberComponents DescriptionHtml ViewManufacturer
VP531NTSC/PAL Digital Video Encoder 1 2 3 4 5 MoreZarlink Semiconductor Inc
VP5311BNTSC/PAL Digital Video Encoder 1 2 3 4 5 MoreZarlink Semiconductor Inc
VP5311CNTSC/PAL Digital Video Encoder 1 2 3 4 5 MoreZarlink Semiconductor Inc
ADV7342Multiformat Video Encoder Six 11-Bit 297 MHz DACs 1 2 3 4 5 MoreAnalog Devices
ADV7344Multiformat Video Encoder Six 14-Bit Noise Shaped Video DACs 1 2 3 4 5 MoreAnalog Devices
SAA7120HDigital video encoder 1 2 3 4 5 MoreNXP Semiconductors
HMP8156_03NTSC/PAL Encoder 1 2 3 4 5 MoreIntersil Corporation
MM54HC1488-3 Line Priority Encoder 1 2 3 4 5 MoreNational Semiconductor (TI)
VAM-EV1VIDEO AMP MODULE EV-BOARD 1 Hitachi Semiconductor
MM1389Pedestal Clamp 2-Input 1-Output 3-Circuit Video Switch 1 2 3 4 5 MoreMitsumi Electronics, Corp.

Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn