Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

EMC2300 Datasheet(PDF) 71 Page - SMSC Corporation

Part No. EMC2300
Description  Fan Control Device with High Frequency PWM and Temperature Monitors
Download  81 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  SMSC [SMSC Corporation]
Homepage  http://www.smsc.com
Logo 

EMC2300 Datasheet(HTML) 71 Page - SMSC Corporation

Zoom Inzoom in Zoom Outzoom out
 71 / 81 page
background image
Fan Control Device with High Frequency PWM and Temperature Monitors
Datasheet
SMSC EMC2300
71
Revision 0.2 (06-14-06)
DATASHEET
Notes:
Any PWM that has no TACH inputs associated with it must be configured to operate in Mode 1.
All TACH inputs must be associated with a PWM output. If the tach is not being driven by the
associated PWM output it should be configured to operate in Mode 1 and the associated TACH
interrupt must be disabled.
8.2.25
Register 82h: Interrupt Enable 3 Register
These registers become read only when the Lock bit is set. Any further attempts to write to these
registers shall have no effect.
This register is used to enable individual thermal error events to set the corresponding status bits in
the interrupt status registers. This register also contains the group thermal enable bit (Bit[0] TEMP),
which is used to enable thermal events to force the interrupt pin (INT#) low if interrupts are enabled
(see Bit[2] INTEN of the Special Function register at offset 7Ch).
See Figure 6.3 Interrupt Control on page 24.
This register contains the following bits:
:
Table 8.48 PWM Assignment Bit Combinations
Bits[1:0], Bits[3:2], Bits[5:4], Bits[7:6]
PWM Associated With Tachx
00
PWM1
01
PWM2
10
PWM3
11
Reserved
Table 8.49 Register 82h: Interrupt Enable 3 Register
Register
Address
Read/
Write
Register
Name
Bit 7
(MSb)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
(LSb)
Default
Value
82h
R/W
Interrupt Enable 3 (Temp)
RES
RES
RES
RES
D2EN
D1EN
AMB
TEMP
0Eh
Table 8.50 Interrupt Enable 3 Register Bits
BIT
NAME
R/W DEFAULT
DESCRIPTION
0
TEMP
R/W
0
Group Temperature enable bit - when set, allows Temperature channels
to assert the INT# pin.
1
AMB
R/W
1
When set, enables the ambient temperature monitor to update the status
registers and generate interrupts.
2
D1EN
R/W
1
When set, enables the Remote Diode 1 temperature monitor to update
the status registers and generate interrupts.
3
D2EN
R/W
1
When set, enables the Remote Diode 2 temperature monitor to update
the status registers and generate interrupts.
4
RES
R/W
0
Reserved
5
RES
R/W
0
Reserved
6
RES
R/W
0
Reserved
7
RES
R/W
0
Reserved


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn