Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

EMC2300 Datasheet(PDF) 67 Page - SMSC Corporation

Part No. EMC2300
Description  Fan Control Device with High Frequency PWM and Temperature Monitors
Download  81 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  SMSC [SMSC Corporation]
Homepage  http://www.smsc.com
Logo 

EMC2300 Datasheet(HTML) 67 Page - SMSC Corporation

Zoom Inzoom in Zoom Outzoom out
 67 / 81 page
background image
Fan Control Device with High Frequency PWM and Temperature Monitors
Datasheet
SMSC EMC2300
67
Revision 0.2 (06-14-06)
DATASHEET
PWM2, PWM3
Since the test mode is XOR tree, the order of the signals in the tree is not important. SDA and SCL
are not included in the test tree.
8.2.20
Register 7Ch: Special Function Register
This register becomes read only when the Lock bit is set. Any further attempts to write to this register
shall have no effect.
This register contains the following bits:
.
Table 8.37 Register 7Ch: Special Function Register
Register
Address
Read/
Write
Register Name
Bit 7
(MSb)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
(LSb)
Default
Value
7Ch
R/W
Special Function
AVG2
AVG1
AVG0
SMSC
SMSC
INTEN
MONMD
LPMD
40h
Table 8.38 Special Function Register
BIT
NAME
R/W DEFAULT
DESCRIPTION
0
LPMD
R/W
0
Low Power Mode Select.
‘0’ = Sleep Mode
‘1’ = Low Power Mode
1
MONMD
R/W
0
Monitoring Mode Select.
‘0’ = Continuous Mode
‘1’ = Cycle Mode
2
INTEN
R/W
0
Global Interrupt enable. When set enables the INT# pin output function.
3
SMSC
R/W
0
SMSC - writing this bit may have undesired affects.
4
SMSC
R/W
0
SMSC - writing this bit may have undesired affects.
5
AVG0
R/W
0
The AVG[2:0] bits determine the amount of averaging for each of the six
measurements that are performed by the hardware monitor before the
reading registers are updated (Table 8.39, "AVG[2:0] Bit Decoder"). The
AVG[2:0] bits are priority encoded where the most significant bit has
highest priority. For example, when the AVG2 bit is asserted, 32 averages
will be performed for each measurement before the reading registers are
updated regardless of the state of the AVG[1:0] bits.
Note:
The default for the AVG[2:0] bits is ‘010’b
6
AVG1
R/W
1
7
AVG2
R/W
0
Table 8.39 AVG[2:0] Bit Decoder
SFTR[7:5]
AVERAGES PER READING
AVG2
AVG1
AVG0
REM DIODE 1
REM DIODE 2
INTERNAL DIODE
ALL VOLTAGE
READINGS
( VCCP, AND VCC)
0
0
0
128
128
8
8
00
1
16
16
1
1
01
X
16
16
16
16
1X
X
32
32
32
32


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn