Electronic Components Datasheet Search |
|
HIP4080IP Datasheet(PDF) 19 Page - Intersil Corporation |
|
HIP4080IP Datasheet(HTML) 19 Page - Intersil Corporation |
19 / 21 page 19 Timing Diagrams NOTE: 7. ALI and/or BLI may be high after t1, whereupon the ENABLE pin may also be brought high. FIGURE 38. NOTE: 8. Between t1 and t2 the IN+ and IN- inputs must cause the OUT pin to go through one complete cycle (transition order is not important). If the ENABLE pin is low after the undervoltage circuit is satisfied, the ENABLE pin will initiate the 10ms time delay during which the IN+ and IN- pins must cycle at least once. FIGURE 39. VDD DIS ALI, BLI 8.5V TO 10.5V (ASSUMES 5% RESISTORS) 1.7V 12V, FINAL VALUE VDD DIS LDEL =10ms t1 t2 8.3V TO 9.1V (ASSUMING 5% ZENER TOLERANCE) 12V, FINAL VALUE 5.1V HIP4080 |
Similar Part No. - HIP4080IP |
|
Similar Description - HIP4080IP |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |