Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

LAN83C180 Datasheet(PDF) 11 Page - SMSC Corporation

Part # LAN83C180
Description  10/100 Fast Ethernet PHY Transceiver
Download  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

LAN83C180 Datasheet(HTML) 11 Page - SMSC Corporation

Back Button LAN83C180 Datasheet HTML 7Page - SMSC Corporation LAN83C180 Datasheet HTML 8Page - SMSC Corporation LAN83C180 Datasheet HTML 9Page - SMSC Corporation LAN83C180 Datasheet HTML 10Page - SMSC Corporation LAN83C180 Datasheet HTML 11Page - SMSC Corporation LAN83C180 Datasheet HTML 12Page - SMSC Corporation LAN83C180 Datasheet HTML 13Page - SMSC Corporation LAN83C180 Datasheet HTML 14Page - SMSC Corporation LAN83C180 Datasheet HTML 15Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 22 page
background image
SMSC DS – LAN83C180
Page 11
Rev. 08/24/2001
A false CRS event happens if, at the beginning of a carrier event, the JK symbols are not received correctly.
When the LAN83C180 is in 100M mode it will count all false CRS events in register 27 bits 7:0. This counter is self
cleared upon read. If a disconnect event occurs between the consecutive reads of register 27, bit 15 in the register
will set high.
ICFG - Interrupt
The LAN83C183 offers an "MII" interrupt output which can be used to interrupt the host whenever a change in link
status occurs - this output is multiplexed onto either the ACTST or COLST pins. When ICFG is high MINT (the MII
interrupt) replaces COLST on pin 8. With ICFG low MINT is output on ACTST (pin 7) and activity is now indicated on
the LINKST pin 15 as follows:
No Link - LINKST High
Link, no Activity - LINKST Low
Link, Activity - LINKST Toggles (for flashing LED)
MINT is active low by default, but may be inverted by writing bit 12 of register 24.
MINT will be asserted whenever a change in link status occurs (loss of link/gaining link). MINT will remain asserted
until the controller acknowledges the interrupt by writing to register 21 (any data pattern will accepted).
Should one or more link status change occur between the assertion of MINT and an acknowledge then a further
interrupt will be deasserted and then reasserted (min deassertion time 100ns, max 150ns).
Only a single interrupt event may be queued at any one time. Multiple status changes between acknowledge events
will generate only a single queued interrupt.
Auto-Negotiation Enable (ANEN)
Auto-negotiation may be disabled on reset by setting the ANEN pin to logic zero. During operation, auto-negotiation
can be disabled by setting the ANEN pin low or by setting bit 12 of register 0 to zero. If auto-negotiate is disabled,
the LAN83C180 will lose the link, and link will be re-established only after the LAN83C180 control state machine has
determined the speed.
MII Management Interface
The management interface is a 2 wire serial interface connecting a PHY to a management entity. The management
unit controls the PHY and gathers information on the status of the PHY. It does this via the implemented registers.


Similar Part No. - LAN83C180

ManufacturerPart #DatasheetDescription
logo
SMSC Corporation
LAN83C180 SMSC-LAN83C180 Datasheet
181Kb / 10P
   10/100 FAST ETHERNET PHY TRANSCEIVER
LAN83C180TQFP SMSC-LAN83C180TQFP Datasheet
181Kb / 10P
   10/100 FAST ETHERNET PHY TRANSCEIVER
More results

Similar Description - LAN83C180

ManufacturerPart #DatasheetDescription
logo
SMSC Corporation
LAN83C180 SMSC-LAN83C180 Datasheet
181Kb / 10P
   10/100 FAST ETHERNET PHY TRANSCEIVER
logo
List of Unclassifed Man...
EGLXT973QEA3V ETC2-EGLXT973QEA3V Datasheet
402Kb / 20P
   Cortina Systems짰 LXT973 10/100 Mbps Dual-Port Fast Ethernet PHY Transceiver
logo
STMicroelectronics
STE101P STMICROELECTRONICS-STE101P Datasheet
103Kb / 5P
   10/100 Fast ethernet 3.3V transceiver
STE100P STMICROELECTRONICS-STE100P_06 Datasheet
348Kb / 31P
   10/100 FAST ETHERNET 3.3V TRANSCEIVER
STE100P STMICROELECTRONICS-STE100P Datasheet
193Kb / 29P
   10/100 FAST ETHERNET 3.3V TRANSCEIVER
logo
Intel Corporation
LXT971A INTEL-LXT971A Datasheet
650Kb / 90P
   3.3V Dual-Speed Fast Ethernet PHY Transceiver
logo
Teridian Semiconductor ...
78Q8430 TERIDIAN-78Q8430 Datasheet
1Mb / 88P
   10/100 Ethernet MAC and PHY
logo
List of Unclassifed Man...
IP100ALF ETC2-IP100ALF Datasheet
1Mb / 97P
   Integrated 10/100 Ethernet MAC PHY
IP101ALF ETC2-IP101ALF Datasheet
501Kb / 36P
   Single port 10/100 Fast Ethernet Transceiver
DM9701F ETC1-DM9701F Datasheet
130Kb / 3P
   Gigabit Ethernet PHY Transceiver
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com