 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
HEF4085B Datasheet(PDF) 3 Page - NXP Semiconductors |
|
||||||||||||||||||||||||||||||
HEF4085B Datasheet(HTML) 3 Page - NXP Semiconductors |
|
|
3 / 3 page 
January 1995 3 Philips Semiconductors Product specification Dual 2-wide 2-input AND-OR-invert gate HEF4085B gates AC CHARACTERISTICS VSS = 0 V; Tamb =25 °C; CL = 50 pF; input transition times ≤ 20 ns VDD V SYMBOL TYP. MAX. TYPICAL EXTRAPOLATION FORMULA Propagation delays An,Bn → On 5 75 155 ns 48 ns + (0,55 ns/pF) CL HIGH to LOW 10 tPHL 30 60 ns 19 ns + (0,23 ns/pF) CL 15 20 40 ns 12 ns + (0,16 ns/pF) CL 5 65 135 ns 38 ns + (0,55 ns/pF) CL LOW to HIGH 10 tPLH 30 55 ns 19 ns + (0,23 ns/pF) CL 15 20 40 ns 12 ns + (0,16 ns/pF) CL Output transition times 5 60 120 ns 10 ns + (1,0 ns/pF) CL HIGH to LOW 10 tTHL 30 60 ns 9 ns + (0,42 ns/pF) CL 15 20 40 ns 6 ns + (0,28 ns/pF) CL 5 60 120 ns 10 ns + (1,0 ns/pF) CL LOW to HIGH 10 tTLH 30 60 ns 9 ns + (0,42 ns/pF) CL 15 20 40 ns 6 ns + (0,28 ns/pF) CL VDD V TYPICAL FORMULA FOR P ( µW) Dynamic power 5 750 fi +∑ (foCL) × VDD2 where dissipation per 10 3200 fi +∑ (foCL) × VDD2 fi = input freq. (MHz) package (P) 15 9200 fi +∑ (foCL) × VDD2 fo = output freq. (MHz) CL = load capacitance (pF) ∑ (foCL) = sum of outputs VDD = supply voltage (V) |
English ▼
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
