www.ti.com

FEATURES

RGY PACKAGE

(TOP VIEW)

2

A1

19

SDA

3

RESET

18

SCL

4

INT0

17

INT

5

SD0

16

SC3

6

SC0

15

SD3

7

INT1

14

INT3

8

SD1

13

SC2

9

SC1

12

SD2

1

10

20

11

20

6

8 9 10

1

2

3

4

5

15

14

13

12

11

19

RESET

INT0

SD0

SC0

INT1

INT

SC3

SD3

INT3

SC2

RGW PACKAGE

(TOP VIEW)

18 17 16

7

DGV, DW, OR PW PACKAGE

(TOP VIEW)

1

2

3

4

5

6

7

8

9

10

20

19

18

17

16

15

14

13

12

11

A0

A1

RESET

INT0

SD0

SC0

INT1

SD1

SC1

GND

V

CC

SDA

SCL

INT

SC3

SD3

INT3

SC2

SD2

INT2

DESCRIPTION/ORDERING INFORMATION

PCA9545A

WITH INTERRUPT LOGIC AND RESET FUNCTIONS

SCPS147C – OCTOBER 2005 – REVISED OCTOBER 2006

•

1-of-4 Bidirectional Translating Switches

•

No Glitch on Power Up

•

•

Supports Hot Insertion

•

Four Active-Low Interrupt Inputs

•

Low Standby Current

•

Active-Low Interrupt Output

•

Operating Power-Supply Voltage Range of

2.3 V to 5.5 V

•

Active-Low Reset Input

•

5.5-V Tolerant Inputs

•

Two Address Pins, Allowing up to Four

•

0 to 400-kHz Clock Frequency

•

•

Latch-Up Performance Exceeds 100 mA Per

Combination

JESD 78

•

Power Up With All Switch Channels

•

ESD Protection Exceeds JESD 22

Deselected

– 2000-V Human-Body Model (A114-A)

•

Low R

– 200-V Machine Model (A115-A)

•

Allows Voltage-Level Translation Between

– 1000-V Charged-Device Model (C101)

1.8-V, 2.5-V, 3.3-V, and 5-V Buses

fans out to four downstream pairs, or channels. Any individual SCn/SDn channel or combination of channels can

be selected, determined by the contents of the programmable control register. Four interrupt inputs (INT3–INT0),

one for each of the downstream pairs, are provided. One interrupt (INT) output acts as an AND of the four

interrupt inputs.

An active-low reset (RESET) input allows the PCA9545A to recover from a situation in which one of the

the channels to be deselected, as does the internal power-on reset function.

voltage, which will be passed by the PCA9545A. This allows the use of different bus voltages on each pair, so

that 1.8-V, 2.5-V, or 3.3-V parts can communicate with 5-V parts, without any additional protection. External

pullup resistors pull the bus up to the desired voltage level for each channel. All I/O pins are 5.5-V tolerant.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date.

Copyright © 2005–2006, Texas Instruments Incorporated

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.