Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

HEF4052B Datasheet(PDF) 2 Page - NXP Semiconductors

Part No. HEF4052B
Description  Dual 4-channel analogue multiplexer/demultiplexer
Download  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

HEF4052B Datasheet(HTML) 2 Page - NXP Semiconductors

  HEF4052B Datasheet HTML 1Page - NXP Semiconductors HEF4052B Datasheet HTML 2Page - NXP Semiconductors HEF4052B Datasheet HTML 3Page - NXP Semiconductors HEF4052B Datasheet HTML 4Page - NXP Semiconductors HEF4052B Datasheet HTML 5Page - NXP Semiconductors HEF4052B Datasheet HTML 6Page - NXP Semiconductors HEF4052B Datasheet HTML 7Page - NXP Semiconductors HEF4052B Datasheet HTML 8Page - NXP Semiconductors HEF4052B Datasheet HTML 9Page - NXP Semiconductors  
Zoom Inzoom in Zoom Outzoom out
 2 / 9 page
background image
January 1995
2
Philips Semiconductors
Product specification
Dual 4-channel analogue multiplexer/demultiplexer
HEF4052B
MSI
DESCRIPTION
The HEF4052B is a dual 4-channel
analogue multiplexer/demultiplexer
with common channel select logic.
Each multiplexer/demultiplexer has
four independent inputs/outputs
(Y0 to Y3) and a common input/output
(Z). The common channel select logic
includes two address inputs (A0 and
A1) and an active LOW enable input
(E).
Both multiplexers/demultiplexers
contain four bidirectional analogue
switches, each with one side
connected to an independent
input/output (Y0 to Y3) and the other
side connected to a common
input/output (Z).
With E LOW, one of the four switches
is selected (low impedance ON-state)
by A0 and A1. With E HIGH, all
switches are in the high impedance
OFF-state, independent of A0 and A1.
VDD and VSS are the supply voltage
connections for the digital control
inputs (A0,A1 and E). The VDD to
VSS range is 3 to 15 V. The analogue
inputs/outputs (Y0 to Y3, and Z) can
swing between VDD as a positive limit
and VEE as a negative limit.
VDD − VEE may not exceed 15 V.
For operation as a digital
multiplexer/demultiplexer, VEE is
connected to VSS (typically ground).
Fig.1 Functional diagram.
PINNING
FAMILY DATA,
IDD LIMITS category MSI
See Family Specifications
Y0A to Y3A
independent inputs/outputs
Y0B to Y3B
independent inputs/outputs
A0, A1
address inputs
E
enable input (active LOW)
ZA, ZB
common inputs/outputs
HEF4052BP(N): 16-lead DIL; plastic
(SOT38-1)
HEF4052BD(F): 16-lead DIL; ceramic
(cerdip)
(SOT74)
HEF4052BT(D): 16-lead SO; plastic
(SOT109-1)
( ): Package Designator North America
Fig.2 Pinning diagram.


Html Pages

1  2  3  4  5  6  7  8  9 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn