Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

CA5420A Datasheet(PDF) 1 Page - Intersil Corporation

Part No. CA5420A
Description  0.5MHz, Low Supply Voltage, Low Input Current BiMOS Operational Amplifiers
Download  7 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTERSIL [Intersil Corporation]
Direct Link  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

CA5420A Datasheet(HTML) 1 Page - Intersil Corporation

  CA5420A_05 Datasheet HTML 1Page - Intersil Corporation CA5420A_05 Datasheet HTML 2Page - Intersil Corporation CA5420A_05 Datasheet HTML 3Page - Intersil Corporation CA5420A_05 Datasheet HTML 4Page - Intersil Corporation CA5420A_05 Datasheet HTML 5Page - Intersil Corporation CA5420A_05 Datasheet HTML 6Page - Intersil Corporation CA5420A_05 Datasheet HTML 7Page - Intersil Corporation  
Zoom Inzoom in Zoom Outzoom out
 1 / 7 page
background image
1
®
CA5420A
0.5MHz, Low Supply Voltage, Low Input
Current BiMOS Operational Amplifiers
The CA5420A is an integrated circuit operational amplifier that
combines PMOS transistors and bipolar transistors on a single
monolithic chip. It is designed and guaranteed to operate in
microprocessor logic systems that use V+ = 5V, V- = GND,
since it can operate down to
±1V supplies. It will also be
suitable for 3.3V logic systems.
The CA5420A BiMOS operational amplifier features gate-
protected PMOS transistors in the input circuit to provide very
high input impedance, very low input currents (less than 1pA).
The internal bootstrapping network features a unique
guardbanding technique for reducing the doubling of leakage
current for every 10°C increase in temperature. The CA5420A
operates at total supply voltages from 2V to 20V either single or
dual supply. This operational amplifier is internally phase
compensated to achieve stable operation in the unity gain
follower configuration. Additionally, it has access terminals for a
supplementary external capacitor if additional frequency roll-off
is desired. Terminals are also provided for use in applications
requiring input offset voltage nulling. The use of PMOS in the
input stage results in common-mode input voltage capability
down to 0.45V below the negative supply terminal, an important
attribute for single supply application. The output stage uses a
feedback OTA type amplifier that can swing essentially from
rail-to-rail. The output driving current of 1.0mA (Min) is provided
by using nonlinear current mirrors.
This device has guaranteed specifications for 5V operation
over the full military temperature range of -55°C to 125°C.
The CA5420A has the same 8 lead pinout used for the
industry standard 741.
Functional Diagram
Features
• CA5420A at 5V Supply Voltage with Full Military
Temperature Range Guaranteed Specifications
• CA5420A Guaranteed to Operate from
±1V to ±10V
Supplies
• 2V Supply at 300
µA Supply Current
• 1pA (Typ) Input Current (Essentially Constant to 85°C)
• Rail-to-Rail Output Swing (Drive
±2mA Into 1kΩ Load)
• Pin Compatible with 741 Op Amp
• Pb-Free Plus Anneal Available (RoHS Compliant)
Applications
• pH Probe Amplifiers
• Picoammeters
• Electrometer (High Z) Instruments
• Portable Equipment
• Inaccessible Field Equipment
• Battery Dependent Equipment (Medical and Military)
• 5V Logic Systems
• Microprocessor Interface
Pinout
CA5420A (SOIC)
TOP VIEW
NOTE: Pin is connected to Case.
MOS
BIPOLAR
X1
X1
MOS
BIPOLAR
OTA BUFFER
(X2)
HIGH GAIN
(50K)
BUFFER AMPS;
BOOTSTRAPPED
INPUT PROTECTION
NETWORK
-
+
Ordering Information
PART NUMBER
PART
MARKING
TEMP.
RANGE (°C) PACKAGE
PKG.
DWG. #
CA5420AM
5420A
-55 to 125 8 Ld SOIC
M8.15
CA5420AMZ*
(Note)
5420AMZ
-55 to 125 8 Ld SOIC
(Pb-free)
M8.15
*Add “96” suffix for Tape and Reel.
NOTE: Intersil Pb-free plus anneal products employ special Pb-free
material sets; molding compounds/die attach materials and 100% matte
tin plate termination finish, which are RoHS compliant and compatible
with both SnPb and Pb-free soldering operations. Intersil Pb-free
products are MSL classified at Pb-free peak reflow temperatures that
meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
1
2
3
4
8
7
6
5
+
V+
OFFSET
INV.
INPUT
V-
NON-INV.
INPUT
STROBE
OUTPUT
OFFSET
NULL
NULL
-
Data Sheet
December 21, 2005
FN1925.5
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774
| Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright Intersil Americas Inc. 1998, 2005. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.


Html Pages

1  2  3  4  5  6  7 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn