133

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.

Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without

notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and

reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result

from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

See Figure 1

PARAMETER

(V)

CDP1883

CDP1883C

UNITS

MIN

(NOTE 1)

TYP

(NOTE 2)

MAX

MIN

(NOTE 1)

TYP

(NOTE 2)

MAX

Minimum Setup Time,

Memory Address to CLOCK

5-

10

35

-

10

35

ns

10

-

8

25

-

-

-

ns

Minimum Hold Time,

Memory Address After CLOCK

5

-

825

-

825

ns

10

-

8

25

-

-

-

ns

Minimum CLOCK Pulse Width

5-

50

75

-

50

75

ns

10

-

25

40

-

-

-

ns

PROPAGATION DELAY TIMES

Chip Enable to Chip Select

5

-

75

150

-

75

150

ns

10

-

45

100

-

-

-

ns

CLOCK to Chip Select

5

-

100

175

-

100

175

ns

10

-

65

125

-

-

-

ns

CLOCK to Address

5

-

100

175

-

100

175

ns

10

-

65

125

-

-

-

ns

Memory Address to Chip Select

5

-

100

175

-

100

175

ns

10

-

75

125

-

-

-

ns

Memory Address to Address

5

-

80

125

-

80

125

ns

10

-

40

60

-

-

-

ns

NOTES:

2. Maximum limits of minimum characteristics are the values above which all devices function.

CDP1883, CDP1883C